0 R Virtex™-E 1.8 V Field Programmable Gate Arrays 00 DS022-1 (v2.3) July 17, 2002 Production Product Specification Features • Fast, High-Density 1.8 V FPGA Family  High-Performance Built-In Clock Management Circuitry - Densities from 58 k to 4 M system gates - Eight fully digital Delay-Locked Loops (DLLs) - 130 MHz internal performance (four LUT levels) - Digitally-Synthesized 50% duty cycle for Double Data Rate (DDR) Applications - Designed for low-power operation - Clock Multiply and Divide - PCI compliant 3.3 V, 32/64-bit, 33/ 66-MHz - Zero-delay conversion of high-speed LVPECL/LVDS  Highly Flexible SelectI/O+™ Technology clocks to any I/O standard - Supports 20 high-performance interface standards  Flexible Architecture Balances Speed and Density - Up to 804 singled-ended I/Os or 344 differential I/O - Dedicated carry logic for high-speed arithmetic pairs for an aggregate bandwidth of > 100 Gb/s - Dedicated multiplier support  Differential Signalling Support - Cascade chain for wide-input function - LVDS (622 Mb/s), BLVDS (Bus LVDS), LVPECL - Abundant registers/latches with clock enable, and - Differential I/O signals can be input, output, or I/O dual synchronous/asynchronous set and reset - Compatible with standard differential devices - Internal 3-state bussing - LVPECL and LVDS clock inputs for 300+ MHz - IEEE 1149.1 boundary-scan logic clocks - Die-temperature sensor diode  Proprietary High-Performance SelectLink™ Technology  Supported by Xilinx Foundation™ and Alliance Series™ Development Systems - Double Data Rate (DDR) to Virtex-E link - Further compile time reduction of 50% - Web-based HDL generation methodology - Internet Team Design (ITD) tool ideal for  Sophisticated SelectRAM+™ Memory Hierarchy million-plus gate density designs - 1 Mb of internal configurable distributed RAM - Wide selection of PC and workstation platforms - Up to 832 Kb of synchronous internal block RAM  SRAM-Based In-System Configuration - True Dual-Port BlockRAM capability - Unlimited re-programmability - Memory bandwidth up to 1.66 Tb/s (equivalent  Advanced Packaging Options bandwidth of over 100 RAMBUS channels) - 0.8 mm Chip-scale - Designed for high-performance Interfaces to External Memories -1.0 mm BGA - 200 MHz ZBT* SRAMs - 1.27 mm BGA - 200 Mb/s DDR SDRAMs -HQ/PQ - Supported by free Synthesizable reference design 0.18 µm 6-Layer Metal Process  100% Factory Tested * ZBT is a trademark of Integrated Device Technology, Inc. © 2000-2002 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice. DS022-1 (v2.3) July 17, 2002 www.xilinx.com Module 1 of 4 Production Product Specification 1-800-255-7778 1 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 1: Virtex-E Field-Programmable Gate Array Family Members System Logic CLB Logic Differential User BlockRAM Distributed Device Gates Gates Array Cells I/O Pairs I/O Bits RAM Bits XCV50E 71,693 20,736 16 x 24 1,728 83 176 65,536 24,576 XCV100E 128,236 32,400 20 x 30 2,700 83 196 81,920 38,400 XCV200E 306,393 63,504 28 x 42 5,292 119 284 114,688 75,264 XCV300E 411,955 82,944 32 x 48 6,912 137 316 131,072 98,304 XCV400E 569,952 129,600 40 x 60 10,800 183 404 163,840 153,600 XCV600E 985,882 186,624 48 x 72 15,552 247 512 294,912 221,184 XCV1000E 1,569,178 331,776 64 x 96 27,648 281 660 393,216 393,216 XCV1600E 2,188,742 419,904 72 x 108 34,992 344 724 589,824 497,664 XCV2000E 2,541,952 518,400 80 x 120 43,200 344 804 655,360 614,400 XCV2600E 3,263,755 685,584 92 x 138 57,132 344 804 753,664 812,544 XCV3200E 4,074,387 876,096 104 x 156 73,008 344 804 851,968 1,038,336 The Virtex-E family is not bitstream-compatible with the Vir- Virtex-E Compared to Virtex Devices tex family, but Virtex designs can be compiled into equiva- The Virtex-E family offers up to 43,200 logic cells in devices lent Virtex-E devices. up to 30% faster than the Virtex family. The same device in the same package for the Virtex-E and I/O performance is increased to 622 Mb/s using Source Virtex families are pin-compatible with some minor excep- Synchronous data transmission architectures and synchro- tions. See the data sheet pinout section for details. nous system performance up to 240MHz using sin- gled-ended SelectI/O technology. Additional I/O standards General Description are supported, notably LVPECL, LVDS, and BLVDS, which The Virtex-E FPGA family delivers high-performance, use two pins per signal. Almost all signal pins can be used high-capacity programmable logic solutions. Dramatic for these new standards. increases in silicon efficiency result from optimizing the new Virtex-E devices have up to 640 Kb of faster (250 MHz) architecture for place-and-route efficiency and exploiting an block SelectRAM, but the individual RAMs are the same aggressive 6-layer metal 0.18 µm CMOS process. These size and structure as in the Virtex family. They also have advances make Virtex-E FPGAs powerful and flexible alter- eight DLLs instead of the four in Virtex devices. Each indi- natives to mask-programmed gate arrays. The Virtex-E fam- vidual DLL is slightly improved with easier clock mirroring ily includes the nine members in Table 1. and 4x frequency multiplication. Building on experience gained from Virtex FPGAs, the V , the supply voltage for the internal logic and mem- CCINT Virtex-E family is an evolutionary step forward in program- ory, is 1.8 V, instead of 2.5 V for Virtex devices. Advanced mable logic design. Combining a wide variety of program- processing and 0.18 µm design rules have resulted in mable system features, a rich hierarchy of fast, flexible smaller dice, faster speed, and lower power consumption. interconnect resources, and advanced process technology, I/O pins are 3 V tolerant, and can be 5 V tolerant with an the Virtex-E family delivers a high-speed and high-capacity external 100 Ω resistor. PCI 5 V is not supported. With the programmable logic solution that enhances design flexibility addition of appropriate external resistors, any pin can toler- while reducing time-to-market. ate any voltage desired. Banking rules are different. With Virtex devices, all input Virtex-E Architecture buffers are powered by V . With Virtex-E devices, the CCINT Virtex-E devices feature a flexible, regular architecture that LVTTL, LVCMOS2, and PCI input buffers are powered by comprises an array of configurable logic blocks (CLBs) sur- the I/O supply voltage V . CCO rounded by programmable input/output blocks (IOBs), all interconnected by a rich hierarchy of fast, versatile routing Module 1 of 4 www.xilinx.com DS022-1 (v2.3) July 17, 2002 2 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays resources. The abundance of routing resources permits the Table 2: Performance for Common Circuit Functions Virtex-E family to accommodate even the largest and most Function Bits Virtex-E (-7) complex designs. Virtex-E FPGAs are SRAM-based, and are customized by Register-to-Register loading configuration data into internal memory cells. Con- Adder 16 4.3 ns figuration data can be read from an external SPROM (mas- 64 6.3 ns ter serial mode), or can be written into the FPGA (SelectMAP™, slave serial, and JTAG modes). Pipelined Multiplier 8 x 8 4.4 ns The standard Xilinx Foundation Series™ and Alliance 16 x 16 5.1 ns Series™ Development systems deliver complete design Address Decoder 16 3.8 ns support for Virtex-E, covering every aspect from behavioral and schematic entry, through simulation, automatic design 64 5.5 ns translation and implementation, to the creation and down- 16:1 Multiplexer 4.6 ns loading of a configuration bit stream. Parity Tree 9 3.5 ns Higher Performance 18 4.3 ns Virtex-E devices provide better performance than previous 36 5.9 ns generations of FPGAs. Designs can achieve synchronous Chip-to-Chip system clock rates up to 240 MHz including I/O or 622 Mb/s using Source Synchronous data transmission architech- HSTL Class IV tures. Virtex-E I/Os comply fully with 3.3 V PCI specifica- LVTTL,16mA, fast slew tions, and interfaces can be implemented that operate at 33 MHz or 66 MHz. LVDS While performance is design-dependent, many designs LVPECL operate internally at speeds in excess of 133 MHz and can achieve over 311 MHz. Table 2 shows performance data for representative circuits, using worst-case timing parameters. Virtex-E Device/Package Combinations and Maximum I/O Table 3: Virtex-E Family Maximum User I/O by Device/Package (Excluding Dedicated Clock Pins) XCV XCV XCV XCV XCV XCV XCV XCV XCV XCV XCV 50E 100E 200E 300E 400E 600E 1000E 1600E 2000E 2600E 3200E CS144 94 94 94 PQ240 158 158 158 158 158 HQ240 158 158 BG352 196 260 260 BG432 316 316 316 BG560 404 404 404 404 404 FG256 176 176 176 176 FG456 284 312 FG676 404 444 FG680 512 512 512 512 FG860 660 660 660 FG900 512 660 700 FG1156 660 724 804 804 804 DS022-1 (v2.3) July 17, 2002 www.xilinx.com Module 1 of 4 Production Product Specification 1-800-255-7778 3 R Virtex™-E 1.8 V Field Programmable Gate Arrays Virtex-E Ordering Information Example: XCV300E-6PQ240C Device Type Temperature Range C = Commercial (Tj = 0 C to +85 C) I = Industrial (Tj = -40 C to +100 C) Speed Grade Number of Pins (-6, -7, -8) Package Type BG = Ball Grid Array FG = Fine Pitch Ball Grid Array HQ = High Heat Dissipation DS022_043_072000 Figure 1: Ordering Information Revision History The following table shows the revision history for this document. Date Version Revision 12/7/99 1.0 Initial Xilinx release. 1/10/00 1.1 Re-released with spd.txt v. 1.18, FG860/900/1156 package information, and additional DLL, Select RAM and SelectI/O information. 1/28/00 1.2 Added Delay Measurement Methodology table, updated SelectI/O section, Figures 30, 54, & 55, text explaining Table 5, T values, buffered Hex Line info, p. 8, I/O Timing BYP Measurement notes, notes for Tables 15, 16, and corrected F1156 pinout table footnote references. 2/29/00 1.3 Updated pinout tables, V page 20, and corrected Figure 20. CC 5/23/00 1.4 Correction to table on p. 22.  Numerous minor edits. 7/10/00 1.5  Data sheet upgraded to Preliminary.  Preview -8 numbers added to Virtex-E Electrical Characteristics tables.  Reformatted entire document to follow new style guidelines. 8/1/00 1.6  Changed speed grade values in tables on pages 35-37.  Min values added to Virtex-E Electrical Characteristics tables. 9/20/00 1.7  XCV2600E and XCV3200E numbers added to Virtex-E Electrical Characteristics tables (Module 3).  Corrected user I/O count for XCV100E device in Table 1 (Module 1).  Changed several pins to “No Connect in the XCV100E“ and removed duplicate V CCINT pins in Table ~ (Module 4).  Changed pin J10 to “No connect in XCV600E” in Table 74 (Module 4).  Changed pin J30 to “VREF option only in the XCV600E” in Table 74 (Module 4).  Corrected pair 18 in Table 75 (Module 4) to be “AO in the XCV1000E, XCV1600E“. Module 1 of 4 www.xilinx.com DS022-1 (v2.3) July 17, 2002 4 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Date Version Revision  Upgraded speed grade -8 numbers in Virtex-E Electrical Characteristics tables to 11/20/00 1.8 Preliminary.  Updated minimums in Table 13 and added notes to Table 14.  Added to note 2 to Absolute Maximum Ratings.  Changed speed grade -8 numbers for T , T , T , and T . SHCKO32 REG BCCS ICKOF  Changed all minimum hold times to –0.4 under Global Clock Setup and Hold for LVTTL Standard, with DLL.  Revised maximum T in -6 speed grade for DLL Timing Parameters. DLLPW  Changed GCLK0 to BA22 for FG860 package in Table 46.  Revised footnote for Table 14. 2/12/01 1.9  Added numbers to Virtex-E Electrical Characteristics tables for XCV1000E and XCV2000E devices.  Updated Table 27 and Table 78 to include values for XCV400E and XCV600E devices.  Revised Table 62 to include pinout information for the XCV400E and XCV600E devices in the BG560 package.  Updated footnotes 1 and 2 for Table 76 to include XCV2600E and XCV3200E devices.  Updated numerous values in Virtex-E Switching Characteristics tables. 4/2/01 2.0  Converted data sheet to modularized format. See the Virtex-E Data Sheet section.  Updated the Virtex-E Device/Package Combinations and Maximum I/O table to 10/25/01 2.1 show XCV3200E in the FG1156 package.  Minor edits. 11/09/01 2.2  Data sheet designation upgraded from Preliminary to Production. 07/17/02 2.3 Virtex-E Data Sheet The Virtex-E Data Sheet contains the following modules:  DS022-1, Virtex-E 1.8V FPGAs:  DS022-3, Virtex-E 1.8V FPGAs: Introduction and Ordering Information (Module 1) DC and Switching Characteristics (Module 3)  DS022-2, Virtex-E 1.8V FPGAs:  DS022-4, Virtex-E 1.8V FPGAs: Functional Description (Module 2) Pinout Tables (Module 4) DS022-1 (v2.3) July 17, 2002 www.xilinx.com Module 1 of 4 Production Product Specification 1-800-255-7778 5 R Virtex™-E 1.8 V Field Programmable Gate Arrays Module 1 of 4 www.xilinx.com DS022-1 (v2.3) July 17, 2002 6 1-800-255-7778 Production Product Specification IOBs 0 R Virtex™-E 1.8 V Field Programmable Gate Arrays 00 DS022-2 (v2.6.1) June 15, 2004 Production Product Specification Architectural Description Virtex-E Array The Virtex-E user-programmable gate array, shown in Values stored in static memory cells control the configurable Figure 1, comprises two major configurable elements: con- logic elements and interconnect resources. These values figurable logic blocks (CLBs) and input/output blocks (IOBs). load into the memory cells on power-up, and can reload if necessary to change the function of the device.  CLBs provide the functional elements for constructing logic Input/Output Block  IOBs provide the interface between the package pins The Virtex-E IOB, Figure 2, features SelectI/O+ inputs and and the CLBs outputs that support a wide variety of I/O signalling stan- CLBs interconnect through a general routing matrix (GRM). dards, see Table 1. The GRM comprises an array of routing switches located at the intersections of horizontal and vertical routing channels. D Q Each CLB nests into a VersaBlock™ that also provides local T CE TCE Weak Keeper routing resources to connect the CLB to the GRM. SR PAD DLLDLL DLLDLL O D Q CE OBUFT OCE VersaRing SR I IQ Q D Programmable Delay CE IBUF Vref SR SR CLK ICE ds022_02_091300 Figure 2: Virtex-E Input/Output Block (IOB) The three IOB storage elements function either as VersaRing edge-triggered D-type flip-flops or as level-sensitive latches. Each IOB has a clock signal (CLK) shared by the three DLLDLL DLLDLL flip-flops and independent clock enable signals for each ds022_01_121099 flip-flop. Figure 1: Virtex-E Architecture Overview The VersaRing™ I/O interface provides additional routing resources around the periphery of the device. This routing improves I/O routability and facilitates pin locking. The Virtex-E architecture also includes the following circuits that connect to the GRM.  Dedicated block memories of 4096 bits each  Clock DLLs for clock-distribution delay compensation and clock domain control  3-State buffers (BUFTs) associated with each CLB that drive dedicated segmentable horizontal routing resources © 2000-2002 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice. DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 1 IOBs BRAMs CLBs BRAMs CLBs CLBs BRAMs CLBs BRAMs R Virtex™-E 1.8 V Field Programmable Gate Arrays Input Path Table 1: Supported I/O Standards The Virtex-E IOB input path routes the input signal directly Board to internal logic and/ or through an optional input flip-flop. I/O Output Input Input Termination An optional delay element at the D-input of this flip-flop elim- Standard V V V Voltage (V ) CCO CCO REF TT inates pad-to-pad hold time. The delay is matched to the LVTTL 3.3 3.3 N/A N/A internal clock-distribution delay of the FPGA, and when used, assures that the pad-to-pad hold time is zero. LVCMOS2 2.5 2.5 N/A N/A Each input buffer can be configured to conform to any of the LVCMOS18 1.8 1.8 N/A N/A low-voltage signalling standards supported. In some of SSTL3 I & II 3.3 N/A 1.50 1.50 these standards the input buffer utilizes a user-supplied threshold voltage, V . The need to supply V imposes REF REF SSTL2 I & II 2.5 N/A 1.25 1.25 constraints on which standards can be used in close prox- GTL N/A N/A 0.80 1.20 imity to each other. See I/O Banking. GTL+ N/A N/A 1.0 1.50 There are optional pull-up and pull-down resistors at each user I/O input for use after configuration. Their value is in HSTL I 1.5 N/A 0.75 0.75 the range 50 – 100 kΩ. HSTL III & IV 1.5 N/A 0.90 1.50 Output Path CTT 3.3 N/A 1.50 1.50 The output path includes a 3-state output buffer that drives the output signal onto the pad. The output signal can be AGP-2X 3.3 N/A 1.32 N/A routed to the buffer directly from the internal logic or through PCI33_3 3.3 3.3 N/A N/A an optional IOB output flip-flop. PCI66_3 3.3 3.3 N/A N/A The 3-state control of the output can also be routed directly from the internal logic or through a flip-flip that provides syn- BLVDS & LVDS 2.5 N/A N/A N/A chronous enable and disable. LVPECL 3.3 N/A N/A N/A Each output driver can be individually programmed for a wide range of low-voltage signalling standards. Each output In addition to the CLK and CE control signals, the three buffer can source up to 24 mA and sink up to 48 mA. Drive flip-flops share a Set/Reset (SR). For each flip-flop, this sig- strength and slew rate controls minimize bus transients. nal can be independently configured as a synchronous Set, In most signalling standards, the output High voltage a synchronous Reset, an asynchronous Preset, or an asyn- depends on an externally supplied V voltage. The need chronous Clear. CCO to supply V imposes constraints on which standards CCO The output buffer and all of the IOB control signals have can be used in close proximity to each other. See I/O Bank- independent polarity controls. ing. All pads are protected against damage from electrostatic An optional weak-keeper circuit is connected to each out- discharge (ESD) and from over-voltage transients. After put. When selected, the circuit monitors the voltage on the configuration, clamping diodes are connected to V with CCO pad and weakly drives the pin High or Low to match the the exception of LVCMOS18, LVCMOS25, GTL, GTL+, input signal. If the pin is connected to a multiple-source sig- LVDS, and LVPECL. nal, the weak keeper holds the signal in its last state if all Optional pull-up, pull-down and weak-keeper circuits are drivers are disabled. Maintaining a valid logic level in this attached to each pad. Prior to configuration all outputs not way eliminates bus chatter. involved in configuration are forced into their high-imped- Since the weak-keeper circuit uses the IOB input buffer to ance state. The pull-down resistors and the weak-keeper monitor the input level, an appropriate V voltage must be REF circuits are inactive, but I/Os can optionally be pulled up. provided if the signalling standard requires one. The provi- The activation of pull-up resistors prior to configuration is sion of this voltage must comply with the I/O banking rules. controlled on a global basis by the configuration mode pins. I/O Banking If the pull-up resistors are not activated, all the pins are in a high-impedance state. Consequently, external pull-up or Some of the I/O standards described above require V CCO pull-down resistors must be provided on pins required to be and/or V voltages. These voltages are externally sup- REF at a well-defined logic level prior to configuration. plied and connected to device pins that serve groups of IOBs, called banks. Consequently, restrictions exist about All Virtex-E IOBs support IEEE 1149.1-compatible bound- which I/O standards can be combined within a given bank. ary scan testing. Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 2 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Eight I/O banks result from separating each edge of the In Virtex-E, input buffers with LVTTL, LVCMOS2, FPGA into two banks, as shown in Figure 3. Each bank has LVCMOS18, PCI33_3, PCI66_3 standards are supplied by multiple V pins, all of which must be connected to the V rather than V . For these standards, only input CCO CCO CCINT same voltage. This voltage is determined by the output and output buffers that have the same V can be mixed CCO standards in use. together. The V and V pins for each bank appear in the device CCO REF pin-out tables and diagrams. The diagrams also show the Bank 0 Bank 1 bank affiliation of each I/O. GCLK3 GCLK2 Within a given package, the number of V and V pins REF CCO can vary depending on the size of device. In larger devices, more I/O pins convert to V pins. Since these are always VirtexE REF a super set of the V pins used for smaller devices, it is REF Device possible to design a PCB that permits migration to a larger device if necessary. All the V pins for the largest device REF anticipated must be connected to the V voltage, and not GCLK1 GCLK0 REF used for I/O. Bank 5 Bank 4 In smaller devices, some V pins used in larger devices CCO do not connect within the package. These unconnected pins ds022_03_121799 can be left unconnected externally, or can be connected to Figure 3: Virtex-E I/O Banks the V voltage to permit migration to a larger device if CCO necessary. Within a bank, output standards can be mixed only if they use the same V . Compatible standards are shown in Configurable Logic Blocks CCO Table 2. GTL and GTL+ appear under all voltages because The basic building block of the Virtex-E CLB is the logic cell their open-drain outputs do not depend on V . CCO (LC). An LC includes a 4-input function generator, carry logic, and a storage element. The output from the function Table 2: Compatible Output Standards generator in each LC drives both the CLB output and the D V Compatible Standards CCO input of the flip-flop. Each Virtex-E CLB contains four LCs, organized in two similar slices, as shown in Figure 4. 3.3 V PCI, LVTTL, SSTL3 I, SSTL3 II, CTT, AGP, GTL, Figure 5 shows a more detailed view of a single slice. GTL+, LVPECL In addition to the four basic LCs, the Virtex-E CLB contains 2.5 V SSTL2 I, SSTL2 II, LVCMOS2, GTL, GTL+, logic that combines function generators to provide functions BLVDS, LVDS of five or six inputs. Consequently, when estimating the 1.8 V LVCMOS18, GTL, GTL+ number of system gates provided by a given device, each CLB counts as 4.5 LCs. 1.5 V HSTL I, HSTL III, HSTL IV, GTL, GTL+ Look-Up Tables Some input standards require a user-supplied threshold Virtex-E function generators are implemented as 4-input voltage, V . In this case, certain user-I/O pins are auto- look-up tables (LUTs). In addition to operating as a function REF matically configured as inputs for the V voltage. Approx- generator, each LUT can provide a 16 x 1-bit synchronous REF imately one in six of the I/O pins in the bank assume this RAM. Furthermore, the two LUTs within a slice can be com- role. bined to create a 16 x 2-bit or 32 x 1-bit synchronous RAM, or a 16 x 1-bit dual-port synchronous RAM. The V pins within a bank are interconnected internally REF and consequently only one V voltage can be used within The Virtex-E LUT can also provide a 16-bit shift register that REF each bank. All V pins in the bank, however, must be con- is ideal for capturing high-speed or burst-mode data. This REF nected to the external voltage source for correct operation. mode can also be used to store data in applications such as Digital Signal Processing. Within a bank, inputs that require V can be mixed with REF those that do not. However, only one V voltage can be REF used within a bank. DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 3 Bank 6 Bank 7 Bank 3 Bank 2 R Virtex™-E 1.8 V Field Programmable Gate Arrays COUT COUT YB YB Y Y G4 G4 SP SP G3 G3 Carry & Carry & LUT LUT D Q YQ D Q YQ G2 G2 Control Control CE CE G1 G1 RC RC BY BY XB XB X X F4 F4 SP F3 SP F3 LUT LUT Carry & Carry & D Q D Q XQ XQ F2 F2 Control Control CE CE F1 F1 RC RC BX BX Slice 1 Slice 0 CIN CIN ds022_04_121799 Figure 4: 2-Slice Virtex-E CLB COUT YB CY G4 I3 Y O G3 I2 LUT G2 I1 INIT G1 I0 D Q YQ WE DI 0 CE 1 REV BY XB F5IN F6 CY F5 F5 BY DG CK WSO X WE WSH BX A4 DI INIT D Q XQ BX CE WE DI F4 I3 F3 I2 REV O F2 I1 LUT F1 I0 0 1 SR CLK CE ds022_05_092000 CIN Figure 5: Detailed View of Virtex-E Slice the function generators within the slice or directly from slice Storage Elements inputs, bypassing the function generators. The storage elements in the Virtex-E slice can be config- In addition to Clock and Clock Enable signals, each Slice ured either as edge-triggered D-type flip-flops or as has synchronous set and reset signals (SR and BY). SR level-sensitive latches. The D inputs can be driven either by Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 4 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays forces a storage element into the initialization state speci- Table 3: CLB/Block RAM Column Locations fied for it in the configuration. BY forces it into the opposite XCV state. Alternatively, these signals can be configured to oper- Device ate asynchronously. All of the control signals are indepen- /Col. 0 12 24364860728496 108 120 138 156 dently invertible, and are shared by the two flip-flops within 50E Columns 0, 6, 18, & 24 the slice. 100E Columns 0, 12, 18, & 30 Additional Logic 200E Columns 0, 12, 30, & 42 The F5 multiplexer in each slice combines the function gen- 300E √√ √ √ erator outputs. This combination provides either a function generator that can implement any 5-input function, a 4:1 400E √√ √ √ multiplexer, or selected functions of up to nine inputs. 600E √√ √ √ √ √ Similarly, the F6 multiplexer combines the outputs of all four 1000E √ √ √ √√√ function generators in the CLB by selecting one of the 1600E √ √ √√ √√√ √ F5-multiplexer outputs. This permits the implementation of any 6-input function, an 8:1 multiplexer, or selected func- 2000E √ √ √√ √√ √ √ tions of up to 19 inputs. 2600E√√ √ √ √ √√√ Each CLB has four direct feedthrough paths, two per slice. 3200E√√ √ √ √√√√ These paths provide extra data input lines or additional local routing that does not consume logic resources. Table 4 shows the amount of block SelectRAM memory that is available in each Virtex-E device. Arithmetic Logic Dedicated carry logic provides fast arithmetic carry capabil- Table 4: Virtex-E Block SelectRAM Amounts ity for high-speed arithmetic functions. The Virtex-E CLB Virtex-E Device # of Blocks Block SelectRAM Bits supports two separate carry chains, one per Slice. The height of the carry chains is two bits per CLB. XCV50E 16 65,536 The arithmetic logic includes an XOR gate that allows a XCV100E 20 81,920 2-bit full adder to be implemented within a slice. In addition, a dedicated AND gate improves the efficiency of multiplier XCV200E 28 114,688 implementation. The dedicated carry path can also be used XCV300E 32 131,072 to cascade function generators for implementing wide logic functions. XCV400E 40 163,840 BUFTs XCV600E 72 294,912 Each Virtex-E CLB contains two 3-state drivers (BUFTs) XCV1000E 96 393,216 that can drive on-chip busses. See Dedicated Routing. Each Virtex-E BUFT has an independent 3-state control pin XCV1600E 144 589,824 and an independent input pin. XCV2000E 160 655,360 Block SelectRAM XCV2600E 184 753,664 Virtex-E FPGAs incorporate large block SelectRAM memo- ries. These complement the Distributed SelectRAM memo- XCV3200E 208 851,968 ries that provide shallow RAM structures implemented in CLBs. As illustrated in Figure 6, each block SelectRAM cell is a Block SelectRAM memory blocks are organized in columns, fully synchronous dual-ported (True Dual Port) 4096-bit starting at the left (column 0) and right outside edges and RAM with independent control signals for each port. The inserted every 12 CLB columns (see notes for smaller data widths of the two ports can be configured indepen- devices). Each memory block is four CLBs high, and each dently, providing built-in bus-width conversion. memory column extends the full height of the chip, immedi- ately adjacent (to the right, except for column 0) of the CLB column locations indicated in Table 3. DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 5 R Virtex™-E 1.8 V Field Programmable Gate Arrays  Direct paths that provide high-speed connections RAMB4_S#_S# between horizontally adjacent CLBs, eliminating the WEA delay of the GRM. ENA RSTA DOA[#:0] CLKA To Adjacent GRM ADDRA[#:0] DIA[#:0] To To Adjacent Adjacent GRM GRM GRM WEB ENB RSTB DOB[#:0] CLKB ADDRB[#:0] To Adjacent GRM DIB[#:0] Direct Direct Connection Connection CLB To Adjacent ds022_06_121699 To Adjacent CLB CLB Figure 6: Dual-Port Block SelectRAM XCVE_ds_007 Figure 7: Virtex-E Local Routing Table 5 shows the depth and width aspect ratios for the block SelectRAM. The Virtex-E block SelectRAM also General Purpose Routing includes dedicated routing to provide an efficient interface with both CLBs and other block SelectRAMs. Refer to Most Virtex-E signals are routed on the general purpose XAPP130 for block SelectRAM timing waveforms. routing, and consequently, the majority of interconnect resources are associated with this level of the routing hier- archy. General-purpose routing resources are located in Table 5: Block SelectRAM Port Aspect Ratios horizontal and vertical routing channels associated with the Width Depth ADDR Bus Data Bus CLB rows and columns and are as follows: 1 4096 ADDR<11:0> DATA<0>  Adjacent to each CLB is a General Routing Matrix (GRM). The GRM is the switch matrix through which 2 2048 ADDR<10:0> DATA<1:0> horizontal and vertical routing resources connect, and 4 1024 ADDR<9:0> DATA<3:0> is also the means by which the CLB gains access to the general purpose routing. 8 512 ADDR<8:0> DATA<7:0>  24 single-length lines route GRM signals to adjacent 16 256 ADDR<7:0> DATA<15:0> GRMs in each of the four directions.  72 buffered Hex lines route GRM signals to another Programmable Routing Matrix GRMs six-blocks away in each one of the four directions. Organized in a staggered pattern, Hex lines It is the longest delay path that limits the speed of any are driven only at their endpoints. Hex-line signals can worst-case design. Consequently, the Virtex-E routing be accessed either at the endpoints or at the midpoint architecture and its place-and-route software were defined (three blocks from the source). One third of the Hex in a joint optimization process. This joint optimization mini- lines are bidirectional, while the remaining ones are mizes long-path delays, and consequently, yields the best uni-directional. system performance.  12 Longlines are buffered, bidirectional wires that The joint optimization also reduces design compilation distribute signals across the device quickly and times because the architecture is software-friendly. Design efficiently. Vertical Longlines span the full height of the cycles are correspondingly reduced due to shorter design device, and horizontal ones span the full width of the iteration times. device. Local Routing I/O Routing The VersaBlock provides local routing resources (see Virtex-E devices have additional routing resources around Figure 7), providing three types of connections: their periphery that form an interface between the CLB array  Interconnections among the LUTs, flip-flops, and GRM and the IOBs. This additional routing, called the  Internal CLB feedback paths that provide high-speed VersaRing, facilitates pin-swapping and pin-locking, such connections to LUTs within the same CLB, chaining that logic redesigns can adapt to existing PCB layouts. them together with minimal routing delay Time-to-market is reduced, since PCBs and other system components can be manufactured while the logic design is still in progress. Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 6 1-800-255-7778 Production Product Specification Global Clock Spine R Virtex™-E 1.8 V Field Programmable Gate Arrays Dedicated Routing Clock Routing Clock Routing resources distribute clocks and other signals Some classes of signal require dedicated routing resources to with very high fanout throughout the device. Virtex-E maximize performance. In the Virtex-E architecture, dedi- devices include two tiers of clock routing resources referred cated routing resources are provided for two classes of signal. to as global and local clock routing resources.  Horizontal routing resources are provided for on-chip  The global routing resources are four dedicated global 3-state busses. Four partitionable bus lines are nets with dedicated input pins that are designed to provided per CLB row, permitting multiple busses distribute high-fanout clock signals with minimal skew. within a row, as shown in Figure 8. Each global clock net can drive all CLB, IOB, and block  Two dedicated nets per CLB propagate carry signals RAM clock pins. The global nets can be driven only by vertically to the adjacent CLB.Global Clock Distribution global buffers. There are four global buffers, one for Network each global net.  DLL Location  The local clock routing resources consist of 24 backbone lines, 12 across the top of the chip and 12 across bottom. From these lines, up to 12 unique signals per column can be distributed via the 12 longlines in the column. These local resources are more flexible than the global resources since they are not restricted to routing only to clock pins. Tri-State Lines CLB CLB CLB CLB buft_c.eps Figure 8: BUFT Connections to Dedicated Horizontal Bus LInes Four global buffers are provided, two at the top center of the Global Clock Distribution device and two at the bottom center. These drive the four Virtex-E provides high-speed, low-skew clock distribution global nets that in turn drive any clock pin. through the global routing resources described above. A Four dedicated clock pads are provided, one adjacent to typical clock distribution net is shown in Figure 9. each of the global buffers. The input to the global buffer is GCLKPAD3 GCLKPAD2 selected either from these pads or from signals in the gen- GCLKBUF3 GCLKBUF2 eral purpose routing. Global Clock Column Global Clock Rows Digital Delay-Locked Loops There are eight DLLs (Delay-Locked Loops) per device, with four located at the top and four at the bottom, Figure 10. The DLLs can be used to eliminate skew between the clock input pad and the internal clock input pins throughout the device. Each DLL can drive two global clock networks.The DLL monitors the input clock and the distrib- uted clock, and automatically adjusts a clock delay element. Additional delay is introduced such that clock edges arrive at internal flip-flops synchronized with clock edges arriving at the input. In addition to eliminating clock-distribution delay, the DLL GCLKBUF1 GCLKBUF0 GCLKPAD1 GCLKPAD0 provides advanced control of multiple clock domains. The XCVE_009 DLL provides four quadrature phases of the source clock, Figure 9: Global Clock Distribution Network and can double the clock or divide the clock by 1.5, 2, 2.5, 3, 4, 5, 8, or 16. DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 7 Secondary DLLs R Virtex™-E 1.8 V Field Programmable Gate Arrays The DLL also operates as a clock mirror. By driving the out- also supports two internal scan chains and configura- put from a DLL off-chip and then back on again, the DLL can tion/readback of the device. be used to de-skew a board level clock among multiple The JTAG input pins (TDI, TMS, TCK) do not have a V CCO devices. requirement and operate with either 2.5 V or 3.3 V input sig- To guarantee that the system clock is operating correctly nalling levels. The output pin (TDO) is sourced from the prior to the FPGA starting up after configuration, the DLL V in bank 2, and for proper operation of LVTTL 3.3 V lev- CCO can delay the completion of the configuration process until els, the bank should be supplied with 3.3 V. after it has achieved lock. For more information about DLL Boundary-scan operation is independent of individual IOB functionality, see the Design Consideration section of the configurations, and unaffected by package type. All IOBs, data sheet. including un-bonded ones, are treated as independent 3-state bidirectional pins in a single scan chain. Retention of DLLDLL the bidirectional test capability after configuration facilitates DLLDLL the testing of external interconnections, provided the user design or application is turned off. Table 6 lists the boundary-scan instructions supported in Virtex-E FPGAs. Internal signals can be captured during EXTEST by connecting them to un-bonded or unused IOBs. Primary DLLs They can also be connected to the unused outputs of IOBs defined as unidirectional input pins. Before the device is configured, all instructions except USER1 and USER2 are available. After configuration, all instructions are available. During configuration, it is recom- DLLDLL DLLDLL mended that those operations using the boundary-scan XCVE_0010 register (SAMPLE/PRELOAD, INTEST, EXTEST) not be Figure 10: DLL Locations performed. In addition to the test instructions outlined above, the Boundary Scan boundary-scan circuitry can be used to configure the FPGA, and also to read back the configuration data. Virtex-E devices support all the mandatory boundary-scan instructions specified in the IEEE standard 1149.1. A Test Figure 11 is a diagram of the Virtex-E Series boundary scan Access Port (TAP) and registers are provided that imple- logic. It includes three bits of Data Register per IOB, the ment the EXTEST, INTEST, SAMPLE/PRELOAD, BYPASS, IEEE 1149.1 Test Access Port controller, and the Instruction IDCODE, USERCODE, and HIGHZ instructions. The TAP Register with decodes. Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 8 1-800-255-7778 Production Product Specification Secondary DLLs R Virtex™-E 1.8 V Field Programmable Gate Arrays DATA IN IOB.T 0 1 sd 1 D Q DQ 0 LE IOB IOB IOB IOB IOB IOB IOB sd 1 D Q DQ 0 IOB IOB LE IOB IOB 1 IOB.I 0 IOB IOB 1 sd D Q DQ IOB IOB 0 LE IOB IOB 1 0 IOB.Q IOB IOB BYPASS REGISTER IOB.T 0 M TDO 1 sd U INSTRUCTION REGISTER 1 TDI D Q DQ X 0 LE 1 sd D Q DQ 0 LE 1 IOB.I 0 DATAOUT UPDATE EXTEST SHIFT/ CLOCK DATA CAPTURE REGISTER X9016 Figure 11: Virtex-E Family Boundary Scan Logic Instruction Set Table 6: Boundary Scan Instructions (Continued) The Virtex-E series boundary-scan instruction set also Boundary-Scan Binary includes instructions to configure the device and read back Command Code(4:0) Description configuration data (CFG_IN, CFG_OUT, and JSTART). The CFG_IN 00101 Access the complete instruction set is coded as shown in Table 6.. configuration bus for write operations. Table 6: Boundary Scan Instructions INTEST 00111 Enables boundary-scan Boundary-Scan Binary INTEST operation Command Code(4:0) Description USERCODE 01000 Enables shifting out EXTEST 00000 Enables boundary-scan USER code EXTEST operation IDCODE 01001 Enables shifting out of SAMPLE/ 00001 Enables boundary-scan ID Code PRELOAD SAMPLE/PRELOAD operation HIGHZ 01010 3-states output pins while enabling the USER1 00010 Access user-defined Bypass Register register 1 JSTART 01100 Clock the start-up USER2 00011 Access user-defined sequence when register 2 StartupClk is TCK CFG_OUT 00100 Access the BYPASS 11111 Enables BYPASS configuration bus for read operations. RESERVED All other Xilinx reserved codes instructions DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 9 R Virtex™-E 1.8 V Field Programmable Gate Arrays BSDL (Boundary Scan Description Language) files for Vir- Data Registers tex-E Series devices are available on the Xilinx web site in The primary data register is the boundary scan register. For the File Download area. each IOB pin in the FPGA, bonded or not, it includes three bits for In, Out, and 3-State Control. Non-IOB pins have Identification Registers appropriate partial bit population if input-only or output-only. The IDCODE register is supported. By using the IDCODE, Each EXTEST CAPTURED-OR state captures all In, Out, the device connected to the JTAG port can be determined. and 3-state pins. The IDCODE register has the following binary format: The other standard data register is the single flip-flop BYPASS register. It synchronizes data being passed vvvv:ffff:fffa:aaaa:aaaa:cccc:cccc:ccc1 through the FPGA to the next downstream boundary scan where device. v = the die version number The FPGA supports up to two additional internal scan chains that can be specified using the BSCAN macro. The f = the family code (05 for Virtex-E family) macro provides two user pins (SEL1 and SEL2) which are a = the number of CLB rows (ranges from 16 for decodes of the USER1 and USER2 instructions respec- tively. For these instructions, two corresponding pins (T XCV50E to 104 for XCV3200E) DO1 and TDO2) allow user scan data to be shifted out of c = the company code (49h for Xilinx) TDO. The USERCODE register is supported. By using the USER- Likewise, there are individual clock pins (DRCK1 and CODE, a user-programmable identification code can be DRCK2) for each user register. There is a common input pin loaded and shifted out for examination. The identification (TDI) and shared output pins that represent the state of the code (see Table 7) is embedded in the bitstream during bit- TAP controller (RESET, SHIFT, and UPDATE). stream generation and is valid only after configuration. Bit Sequence Table 7: IDCODEs Assigned to Virtex-E FPGAs The order within each IOB is: In, Out, 3-State. The input-only pins contribute only the In bit to the boundary FPGA IDCODE scan I/O data register, while the output-only pins contributes XCV50E v0A10093h all three bits. XCV100E v0A14093h From a cavity-up view of the chip (as shown in EPIC), start- ing in the upper right chip corner, the boundary scan XCV200E v0A1C093h data-register bits are ordered as shown in Figure 12. XCV300E v0A20093h XCV400E v0A28093h Bit 0 ( TDO end) Right half of top-edge IOBs (Right to Left) Bit 1 Bit 2 GCLK2 XCV600E v0A30093h GCLK3 XCV1000E v0A40093h Left half of top-edge IOBs (Right to Left) Left-edge IOBs (Top to Bottom) XCV1600E v0A48093h M1 XCV2000E v0A50093h M0 M2 XCV2600E v0A5C093h Left half of bottom-edge IOBs (Left to Right) GCLK1 XCV3200E v0A68093h GCLK0 Right half of bottom-edge IOBs (Left to Right) Note: DONE Attempting to load an incorrect bitstream causes PROG configuration to fail and can damage the device. Right-edge IOBs (Bottom to Top) (TDI end) CCLK Including Boundary Scan in a Design 990602001 Since the boundary scan pins are dedicated, no special ele- Figure 12: Boundary Scan Bit Sequence ment needs to be added to the design unless an internal data register (USER1 or USER2) is desired. If an internal data register is used, insert the boundary scan symbol and connect the necessary pins as appropriate. Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 10 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays implementation of these functions. Users can create their Development System own library of soft macros or RPMs based on the macros Virtex-E FPGAs are supported by the Xilinx Foundation and and primitives in the standard library. Alliance Series CAE tools. The basic methodology for The design environment supports hierarchical design entry, Virtex-E design consists of three interrelated steps: design with high-level schematics that comprise major functional entry, implementation, and verification. Industry-standard blocks, while lower-level schematics define the logic in tools are used for design entry and simulation (for example, these blocks. These hierarchical design elements are auto- Synopsys FPGA Express), while Xilinx provides proprietary matically combined by the implementation tools. Different architecture-specific tools for implementation. design entry tools can be combined within a hierarchical The Xilinx development system is integrated under the design, thus allowing the most convenient entry method to Xilinx Design Manager (XDM™) software, providing design- be used for each portion of the design. ers with a common user interface regardless of their choice of entry and verification tools. The XDM software simplifies Design Implementation the selection of implementation options with pull-down The place-and-route tools (PAR) automatically provide the menus and on-line help. implementation flow described in this section. The parti- Application programs ranging from schematic capture to tioner takes the EDIF net list for the design and maps the Placement and Routing (PAR) can be accessed through the logic into the architectural resources of the FPGA (CLBs XDM software. The program command sequence is gener- and IOBs, for example). The placer then determines the ated prior to execution, and stored for documentation. best locations for these blocks based on their interconnec- tions and the desired performance. Finally, the router inter- Several advanced software features facilitate Virtex-E design. connects the blocks. RPMs, for example, are schematic-based macros with relative location constraints to guide their placement. They help The PAR algorithms support fully automatic implementation ensure optimal implementation of common functions. of most designs. For demanding applications, however, the user can exercise various degrees of control over the pro- For HDL design entry, the Xilinx FPGA Foundation develop- cess. User partitioning, placement, and routing information ment system provides interfaces to the following synthesis is optionally specified during the design-entry process. The design environments. implementation of highly structured designs can benefit  Synopsys (FPGA Compiler, FPGA Express) greatly from basic floor planning.  Exemplar (Spectrum) ® The implementation software incorporates Timing Wizard  Synplicity (Synplify) timing-driven placement and routing. Designers specify tim- For schematic design entry, the Xilinx FPGA Foundation ing requirements along entire paths during design entry. and Alliance development system provides interfaces to the The timing path analysis routines in PAR then recognize following schematic-capture design environments. these user-specified requirements and accommodate them.  Mentor Graphics V8 (Design Architect, QuickSim II) Timing requirements are entered on a schematic in a form directly relating to the system requirements, such as the tar-  Viewlogic Systems (Viewdraw) geted clock frequency, or the maximum allowable delay Third-party vendors support many other environments. between two registers. In this way, the overall performance A standard interface-file specification, Electronic Design of the system along entire signal paths is automatically tai- Interchange Format (EDIF), simplifies file transfers into and lored to user-generated specifications. Specific timing infor- out of the development system. mation for individual nets is unnecessary. Virtex-E FPGAs are supported by a unified library of stan- Design Verification dard functions. This library contains over 400 primitives and macros, ranging from 2-input AND gates to 16-bit accumu- In addition to conventional software simulation, FPGA users lators, and includes arithmetic functions, comparators, can use in-circuit debugging techniques. Because Xilinx counters, data registers, decoders, encoders, I/O functions, devices are infinitely reprogrammable, designs can be veri- latches, Boolean functions, multiplexers, shift registers, and fied in real time without the need for extensive sets of soft- barrel shifters. ware simulation vectors. The “soft macro” portion of the library contains detailed The development system supports both software simulation descriptions of common logic functions, but does not con- and in-circuit debugging techniques. For simulation, the tain any partitioning or placement information. The perfor- system extracts the post-layout timing information from the mance of these macros depends, therefore, on the design database, and back-annotates this information into partitioning and placement obtained during implementation. the net list for use by the simulator. Alternatively, the user can verify timing-critical portions of the design using the RPMs, on the other hand, do contain predetermined parti- ® TRCE static timing analyzer. tioning and placement information that permits optimal DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 11 R Virtex™-E 1.8 V Field Programmable Gate Arrays For in-circuit debugging, an optional download and read- logic, readback the contents of the flip-flops, and so observe back cable is available. This cable connects the FPGA in the the internal logic state. Simple modifications can be down- target system to a PC or workstation. After downloading the loaded into the system in a matter of minutes. design into the FPGA, the designer can single-step the Configuration Virtex-E devices are configured by loading configuration operate as LVCMOS. All affected pins fall in banks 2 or 3. data into the internal configuration memory. Note that The configuration pins needed for SelectMap (CS, Write) attempting to load an incorrect bitstream causes configura- are located in bank 1. tion to fail and can damage the device. Configuration Modes Some of the pins used for configuration are dedicated pins, while others can be re-used as general purpose inputs and Virtex-E supports the following four configuration modes. outputs once configuration is complete.  Slave-serial mode The following are dedicated pins:  Master-serial mode  Mode pins (M2, M1, M0)  SelectMAP mode  Configuration clock pin (CCLK)  Boundary-scan mode (JTAG) PROGRAM pin The Configuration mode pins (M2, M1, M0) select among  DONE pin these configuration modes with the option in each case of having the IOB pins either pulled up or left floating prior to  Boundary-scan pins (TDI, TDO, TMS, TCK) configuration. The selection codes are listed in Table 8. Depending on the configuration mode chosen, CCLK can Configuration through the boundary-scan port is always be an output generated by the FPGA, or can be generated available, independent of the mode selection. Selecting the externally and provided to the FPGA as an input. The boundary-scan mode simply turns off the other modes. The PROGRAM pin must be pulled High prior to reconfiguration. three mode pins have internal pull-up resistors, and default Note that some configuration pins can act as outputs. For to a logic High if left unconnected. However, it is recom- correct operation, these pins require a V of 3.3 V or CCO mended to drive the configuration mode pins externally. 2.5 V. At 3.3 V the pins operate as LVTTL, and at 2.5 V they Table 8: Configuration Codes Configuration Mode M2 M1 M0 CCLK Direction Data Width Serial D Configuration Pull-ups out Master-serial mode 0 0 0 Out 1 Yes No Boundary-scan mode 1 0 1 N/A 1 No No SelectMAP mode 1 1 0 In 8 No No Slave-serial mode 1 1 1 In 1 Yes No Master-serial mode 1 0 0 Out 1 Yes Yes Boundary-scan mode 0 0 1 N/A 1 No Yes SelectMAP mode 0 1 0 In 8 No Yes Slave-serial mode 0 1 1 In 1 Yes Yes Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 12 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 9 lists the total number of bits required to configure For more detailed information on serial PROMs, see the each device. PROM data sheet at http://www.xilinx.com/bvdocs/publi- cations/ds026.pdf. Table 9: Virtex-E Bitstream Lengths Multiple FPGAs can be daisy-chained for configuration from a Device # of Configuration Bits single source. After a particular FPGA has been configured, XCV50E 630,048 the data for the next device is routed to the DOUT pin. The data on the DOUT pin changes on the rising edge of CCLK. XCV100E 863,840 The change of DOUT on the rising edge of CCLK differs XCV200E 1,442,016 from previous families, but does not cause a problem for XCV300E 1, 875,648 mixed configuration chains. This change was made to XCV400E 2,693,440 improve serial configuration rates for Virtex and Virtex-E only chains. XCV600E 3,961,632 Figure 13 shows a full master/slave system. A Virtex-E XCV1000E 6,587,520 device in slave-serial mode should be connected as shown XCV1600E 8,308,992 in the right-most device. XCV2000E 10,159,648 Slave-serial mode is selected by applying <111> or <011> to the mode pins (M2, M1, M0). A weak pull-up on the mode pins XCV2600E 12,922,336 makes slave serial the default mode if the pins are left uncon- XCV3200E 16,283,712 nected. However, it is recommended to drive the configura- tion mode pins externally. Figure 14 shows slave-serial Slave-Serial Mode mode programming switching characteristics. In slave-serial mode, the FPGA receives configuration data Table 10 provides more detail about the characteristics in bit-serial form from a serial PROM or other source of shown in Figure 14. Configuration must be delayed until the serial configuration data. The serial bitstream must be set INIT pins of all daisy-chained FPGAs are High. up at the DIN input pin a short time before each rising edge of an externally generated CCLK. Table 10: Master/Slave Serial Mode Programming Switching Figure Description References Symbol Values Units DIN setup/hold, slave mode 1/2 T /T 5.0 / 0.0 ns, min DCC CCD DIN setup/hold, master mode 1/2 T /T 5.0 / 0.0 ns, min DSCK CKDS DOUT 3T 12.0 ns, max CCO CCLK High time 4T 5.0 ns, min CCH Low time 5T 5.0 ns, min CCL Maximum Frequency F 66 MHz, max CC Frequency Tolerance, master mode with respect to nominal +45% –30% DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 13 R Virtex™-E 1.8 V Field Programmable Gate Arrays . N/C 3.3V 330 Ω M0 M1 M0 M1 M2 N/C M2 DOUT DIN DOUT CCLK VIRTEX-E MASTER XC1701L VIRTEX-E, SERIAL XC4000XL, CCLK CLK SLAVE DIN DATA Optional Pull-up 1 PROGRAM PROGRAM Resistor on Done CEO CE INIT DONE DONE INIT RESET/OE (Low Reset Option Used) PROGRAM Note 1: If none of the Virtex FPGAs have been selected to drive DONE, an external pull-up resistor of 330 Ω should be added to the common DONE line. (For Spartan-XL devices, add a 4.7K Ω pull-up resistor.) This pull-up is not needed if the DriveDONE attribute is set. If used, DriveDONE should be selected only for the last device in the configuration chain. XCVE_ds_013_050103 Figure 13: Master/Slave Serial Mode Circuit Diagram DIN 1 T 2 T 5 T DCC CCD CCL CCLK 4 T CCH 3 T CCO DOUT (Output) X5379_a Figure 14: Slave-Serial Mode Programming Switching Characteristics In a full master/slave system (Figure 13), the left-most Master-Serial Mode device operates in master-serial mode. The remaining In master-serial mode, the CCLK output of the FPGA drives devices operate in slave-serial mode. The SPROM RESET a Xilinx Serial PROM that feeds bit-serial data to the DIN pin is driven by INIT, and the CE input is driven by DONE. input. The FPGA accepts this data on each rising CCLK There is the potential for contention on the DONE pin, edge. After the FPGA has been loaded, the data for the next depending on the start-up sequence options chosen. device in a daisy-chain is presented on the DOUT pin after The sequence of operations necessary to configure a the rising CCLK edge. Virtex-E FPGA serially appears in Figure 15. The interface is identical to slave-serial except that an inter- nal oscillator is used to generate the configuration clock (CCLK). A wide range of frequencies can be selected for Apply Power CCLK, which always starts at a slow default frequency. Con- FPGA starts to clear configuration memory. figuration bits then switch CCLK to a higher frequency for Set PROGRAM = High FPGA makes a final the remainder of the configuration. Switching to a lower fre- clearing pass and releases If used to delay INIT when finished. Release INIT quency is prohibited. configuration The CCLK frequency is set using the ConfigRate option in Low INIT? the bitstream generation software. The maximum CCLK fre- High quency that can be selected is 60 MHz. When selecting a CCLK frequency, ensure that the serial PROM and any Load a Configuration Bit daisy-chained FPGAs are fast enough to support the clock Once per bitstream, FPGA checks data using CRC rate. and pulls INIT Low on error. End of No Bitstream? On power-up, the CCLK frequency is approximately If no CRC errors found, Yes FPGA enters start-up phase 2.5 MHz. This frequency is used until the ConfigRate bits causing DONE to go High. Configuration Completed have been loaded when the frequency changes to the ds009_15_111799 selected ConfigRate. Unless a different frequency is speci- Figure 15: Serial Configuration Flowchart fied in the design, the default ConfigRate is 4 MHz. Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 14 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Figure 16 shows the timing of master-serial configuration. Master-serial mode is selected by a <000> or <100> on the mode pins (M2, M1, M0). Table 10 shows the timing infor- mation for Figure 16. CCLK (Output) T 2 CKDS 1 T DSCK Serial Data In Serial DOUT (Output) DS022_44_071201 Figure 16: Master-Serial Mode Programming Switching Characteristics At power-up, V must rise from 1.0 V to V Min in less Multiple Virtex-E FPGAs can be configured using the CC CC than 50 ms, otherwise delay configuration by pulling SelectMAP mode, and be made to start-up simultaneously. PROGRAM Low until V is valid. To configure multiple devices in this way, wire the individual CC CCLK, Data, WRITE, and BUSY pins of all the devices in SelectMAP Mode parallel. The individual devices are loaded separately by The SelectMAP mode is the fastest configuration option. asserting the CS pin of each device in turn and writing the Byte-wide data is written into the FPGA with a BUSY flag appropriate data. See Table 11 for SelectMAP Write Timing controlling the flow of data. Characteristics. An external data source provides a byte stream, CCLK, a Write Chip Select (CS) signal and a Write signal (WRITE). If Write operations send packets of configuration data into the BUSY is asserted (High) by the FPGA, the data must be FPGA. The sequence of operations for a multi-cycle write held until BUSY goes Low. operation is shown below. Note that a configuration packet Data can also be read using the SelectMAP mode. If can be split into many such sequences. The packet does WRITE is not asserted, configuration data is read out of the not have to complete within one assertion of CS, illustrated FPGA as part of a readback operation. in Figure 17. After configuration, the pins of the SelectMAP port can be 1. Assert WRITE and CS Low. Note that when CS is used as additional user I/O. Alternatively, the port can be asserted on successive CCLKs, WRITE must remain retained to permit high-speed 8-bit readback. either asserted or de-asserted. Otherwise, an abort is Retention of the SelectMAP port is selectable on a initiated, as described below. design-by-design basis when the bitstream is generated. If 2. Drive data onto D[7:0]. Note that to avoid contention, retention is selected, PROHIBIT constraints are required to the data source should not be enabled while CS is Low prevent the SelectMAP-port pins from being used as user and WRITE is High. Similarly, while WRITE is High, no I/O. more that one CS should be asserted. 3. At the rising edge of CCLK: If BUSY is Low, the data is accepted on this clock. If BUSY is High (from a previous write), the data is not accepted. Acceptance instead occurs on the first clock after BUSY goes Low, and the data must be held until this has happened. 4. Repeat steps 2 and 3 until all the data has been sent. 5. De-assert CS and WRITE. DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 15 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 11: SelectMAP Write Timing Characteristics Description Symbol Units DSetup/Hold 1/2T /T 5.0 / 1.7 ns, min 0-7 SMDCC SMCCD CS Setup/Hold 3/4 T /T 7.0 / 1.7 ns, min SMCSCC SMCCCS WRITE Setup/Hold 5/6 T /T 7.0 / 1.7 ns, min SMCCW SMWCC CCLK BUSY Propagation Delay 7 T 12.0 ns, max SMCKBY Maximum Frequency F 66 MHz, max CC Maximum Frequency with no handshake F 50 MHz, max CCNH CCLK 3 4 CS 5 6 WRITE 1 2 DATA[0:7] 7 BUSY No Write Write No Write Write DS022_45_071702 Figure 17: Write Operations A flowchart for the write operation is shown in Figure 18. rent packet command to be aborted. The device remains Note that if CCLK is slower than f , the FPGA never BUSY until the aborted operation has completed. Following CCNH asserts BUSY, In this case, the above handshake is unnec- an abort, data is assumed to be unaligned to word bound- essary, and data can simply be entered into the FPGA every aries, and the FPGA requires a new synchronization word CCLK cycle. prior to accepting any new packets. To initiate an abort during a write operation, de-assert Abort WRITE. At the rising edge of CCLK, an abort is initiated, as During a given assertion of CS, the user cannot switch from shown in Figure 19. a write to a read, or vice-versa. This action causes the cur- Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 16 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Apply Power FPGA starts to clear configuration memory. PROGRAM No from Low to High FPGA makes a final Yes clearing pass and releases If used to delay INIT when finished. Release INIT configuration Low INIT? High Set WRITE = Low Enter Data Source Sequence A Set CS = Low On first FPGA Apply Configuration Byte Once per bitstream, FPGA checks data using CRC and pulls INIT Low on error. High Busy? Low No End of Data? If no errors, Yes first FPGAs enter start-up phase releasing DONE. On first FPGA Set CS = High If no errors, For any other FPGAs Repeat Sequence A later FPGAs enter start-up phase releasing DONE. Disable Data Source Set WRITE = High When all DONE pins are released, DONE goes High Configuration Completed and start-up sequences complete. ds003_17_090602 Figure 18: SelectMAP Flowchart for Write Operations CCLK CS WRITE DATA[0:7] BUSY Abort DS022_46_071702 Figure 19: SelectMAP Write Abort Waveforms PROGRAM pin must be pulled High prior to reconfiguration. Boundary-Scan Mode A Low on the PROGRAM pin resets the TAP controller and In the boundary-scan mode, configuration is done through no JTAG operations can be performed. the IEEE 1149.1 Test Access Port. Note that the DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 17 R Virtex™-E 1.8 V Field Programmable Gate Arrays Configuration through the TAP uses the CFG_IN instruc- Configuration and readback via the TAP is always available. tion. This instruction allows data input on TDI to be con- The boundary-scan mode is selected by a <101> or <001> verted into data packets for the internal configuration bus. on the mode pins (M2, M1, M0). For details on TAP charac- teristics, refer to XAPP139. The following steps are required to configure the FPGA through the boundary-scan port (when using TCK as a Configuration Sequence start-up clock). The configuration of Virtex-E devices is a three-phase pro- 1. Load the CFG_IN instruction into the boundary-scan cess. First, the configuration memory is cleared. Next, con- instruction register (IR). figuration data is loaded into the memory, and finally, the 2. Enter the Shift-DR (SDR) state. logic is activated by a start-up process. 3. Shift a configuration bitstream into TDI. Configuration is automatically initiated on power-up unless 4. Return to Run-Test-Idle (RTI). it is delayed by the user, as described below. The configura- 5. Load the JSTART instruction into IR. tion process can also be initiated by asserting PROGRAM. The end of the memory-clearing phase is signalled by INIT 6. Enter the SDR state. going High, and the completion of the entire process is sig- 7. Clock TCK through the startup sequence. nalled by DONE going High. 8. Return to RTI. The power-up timing of configuration signals is shown in Figure 20. Vcc TPOR PROGRAM TPL INIT TICCK CCLK OUTPUT or INPUT M0, M1, M2 VALI (Required) ds022_020_071201 Figure 20: Power-Up Timing Configuration Signals The corresponding timing characteristics are listed in Delaying Configuration Table 12. INIT can be held Low using an open-drain driver. An Table 12: Power-up Timing Characteristics open-drain is required since INIT is a bidirectional open-drain pin that is held Low by the FPGA while the con- Description Symbol Value Units figuration memory is being cleared. Extending the time that 1 Power-on Reset T 2.0 ms, max POR the pin is Low causes the configuration sequencer to wait. Thus, configuration is delayed by preventing entry into the Program Latency T 100.0 µs, max PL phase where data is loaded. 0.5 µs, min CCLK (output) Delay T Start-Up Sequence ICCK 4.0 µs, max The default Start-up sequence is that one CCLK cycle after Program Pulse Width T 300 ns, min PROGRAM DONE goes High, the global 3-state signal (GTS) is released. This permits device outputs to turn on as neces- Notes: sary. 1. T delay is the initialization time required after V and POR CCINT V in Bank 2 reach the recommended operating voltage. CCO One CCLK cycle later, the Global Set/Reset (GSR) and Glo- bal Write Enable (GWE) signals are released. This permits Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 18 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays the internal storage elements to begin changing state in dent on the DONE pins of multiple devices all going High, response to the logic and the user clock. forcing the devices to start synchronously. The sequence can also be paused at any stage until lock has been The relative timing of these events can be changed. In addi- achieved on any or all DLLs. tion, the GTS, GSR, and GWE events can be made depen- Readback The configuration data stored in the Virtex-E configuration bility is used for real-time debugging. For more detailed memory can be readback for verification. Along with the information, see application note XAPP138 “Virtex FPGA configuration data it is possible to readback the contents all Series Configuration and Readback”. flip-flops/latches, LUT RAMs, and block RAMs. This capa- Design Considerations This section contains more detailed design information on high-speed signal. A multiplied clock also provides design- the following features. ers the option of time-domain-multiplexing, using one circuit twice per clock cycle, consuming less area than two copies  Delay-Locked Loop . . . see page 19 of the same circuit. Two DLLs in can be connected in series  BlockRAM . . . see page 24 to increase the effective clock multiplication factor to four.  SelectI/O . . . see page 31 The DLL can also act as a clock mirror. By driving the DLL output off-chip and then back in again, the DLL can be used Using DLLs to de-skew a board level clock between multiple devices. The Virtex-E FPGA series provides up to eight fully digital In order to guarantee the system clock establishes prior to dedicated on-chip Delay-Locked Loop (DLL) circuits which the device “waking up,” the DLL can delay the completion of provide zero propagation delay, low clock skew between the device configuration process until after the DLL output clock signals distributed throughout the device, and achieves lock. advanced clock domain control. These dedicated DLLs can By taking advantage of the DLL to remove on-chip clock be used to implement several circuits which improve and delay, the designer can greatly simplify and improve system simplify system level design. level design involving high-fanout, high-performance clocks. Introduction Library DLL Symbols As FPGAs grow in size, quality on-chip clock distribution Figure 21 shows the simplified Xilinx library DLL macro becomes increasingly important. Clock skew and clock symbol, BUFGDLL. This macro delivers a quick and effi- delay impact device performance and the task of managing cient way to provide a system clock with zero propagation clock skew and clock delay with conventional clock trees delay throughout the device. Figure 22 and Figure 23 show becomes more difficult in large devices. The Virtex-E series the two library DLL primitives. These symbols provide of devices resolve this potential problem by providing up to access to the complete set of DLL features when imple- eight fully digital dedicated on-chip DLL circuits, which pro- menting more complex applications. vide zero propagation delay and low clock skew between output clock signals distributed throughout the device. Each DLL can drive up to two global clock routing networks I O 0ns within the device. The global clock distribution network min- imizes clock skews due to loading differences. By monitor- ing a sample of the DLL output clock, the DLL can compensate for the delay on the routing network, effectively ds022_25_121099 eliminating the delay from the external input port to the indi- Figure 21: Simplified DLL Macro Symbol BUFGDLL vidual clock loads within the device. In addition to providing zero delay with respect to a user source clock, the DLL can provide multiple phases of the source clock. The DLL can also act as a clock doubler or it can divide the user source clock by up to 16. Clock multiplication gives the designer a number of design alternatives. For instance, a 50 MHz source clock doubled by the DLL can drive an FPGA design operating at 100 MHz. This technique can simplify board design because the clock path on the board no longer distributes such a DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 19 R Virtex™-E 1.8 V Field Programmable Gate Arrays GDLL requires an external signal source clock. Therefore, only an external input port can source the signal that drives CLKDLL the BUFGDLL I pin. CLKIN CLK0 CLK90 Clock Output — O CLKFB CLK180 CLK270 The clock output pin O represents a delay-compensated version of the source clock (I) signal. This signal, sourced by CLK2X a global clock buffer BUFG symbol, takes advantage of the CLKDV dedicated global clock routing resources of the device. RST LOCKED The output clock has a 50-50 duty cycle unless you deacti- ds022_26_121099 vate the duty cycle correction property. Figure 22: Standard DLL Symbol CLKDLL CLKDLL Primitive Pin Descriptions The library CLKDLL primitives provide access to the com- plete set of DLL features needed when implementing more CLKDLLHF complex applications with the DLL. CLKIN CLK0 CLKFB CLK180 Source Clock Input — CLKIN The CLKIN pin provides the user source clock (the clock signal on which the DLL operates) to the DLL. The CLKIN frequency must fall in the ranges specified in the data sheet. CLKDV A global clock buffer (BUFG) driven from another CLKDLL, RST LOCKED one of the global clock input buffers (IBUFG), or an IO_LVDS_DLL pin on the same edge of the device (top or ds022_027_121099 bottom) must source this clock signal. There are four Figure 23: High Frequency DLL Symbol CLKDLLHF IO_LVDS_DLL input pins that can be used as inputs to the DLLs. This makes a total of eight usable input pins for DLLs BUFGDLL Pin Descriptions in the Virtex-E family. Use the BUFGDLL macro as the simplest way to provide Feedback Clock Input — CLKFB zero propagation delay for a high-fanout on-chip clock from The DLL requires a reference or feedback signal to provide an external input. This macro uses the IBUFG, CLKDLL and the delay-compensated output. Connect only the CLK0 or BUFG primitives to implement the most basic DLL applica- CLK2X DLL outputs to the feedback clock input (CLKFB) tion as shown in Figure 24. pin to provide the necessary feedback to the DLL. The feed- IBUFG BUFG back clock input can also be provided through one of the fol- CLKDLL I O I O CLKIN CLK0 lowing pins. CLK90 CLKFB CLK180 CLK270 IBUFG - Global Clock Input Pad CLK2X IO_LVDS_DLL - the pin adjacent to IBUFG CLKDV If an IBUFG sources the CLKFB pin, the following special RST LOCKED rules apply. 1. An external input port must source the signal that drives ds022_28_121099 the IBUFG I pin. Figure 24: BUFGDLL Schematic 2. The CLK2X output must feedback to the device if both This symbol does not provide access to the advanced clock the CLK0 and CLK2X outputs are driving off chip domain controls or to the clock multiplication or clock divi- devices. sion features of the DLL. This symbol also does not provide 3. That signal must directly drive only OBUFs and nothing access to the RST, or LOCKED pins of the DLL. For access else. to these features, a designer must use the library DLL prim- itives described in the following sections. These rules enable the software determine which DLL clock output sources the CLKFB pin. Source Clock Input — I Reset Input — RST The I pin provides the user source clock, the clock signal on which the DLL operates, to the BUFGDLL. For the BUF- When the reset pin RST activates the LOCKED signal deac- GDLL macro the source clock frequency must fall in the low tivates within four source clock cycles. The RST pin, active frequency range as specified in the data sheet. The BUF- High, must either connect to a dynamic signal or tied to Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 20 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays ground. As the DLL delay taps reset to zero, glitches can The timing diagrams in Figure 25 illustrate the DLL clock occur on the DLL clock output pins. Activation of the RST output characteristics. pin can also severely affect the duty cycle of the clock out- put pins. Furthermore, the DLL output clocks no longer 0 90 180 270 0 90 180 270 t de-skew with respect to one another. For these reasons, rarely use the reset pin unless re-configuring the device or CLKIN changing the input frequency. CLK2X 2x Clock Output — CLK2X CLKDV_DIVIDE=2 The output pin CLK2X provides a frequency-doubled clock CLKDV with an automatic 50/50 duty-cycle correction. Until the CLKDLL has achieved lock, the CLK2X output appears as a DUTY_CYCLE_CORRECTION=FALSE 1x version of the input clock with a 25/75 duty cycle. This CLK0 behavior allows the DLL to lock on the correct edge with respect to source clock. This pin is not available on the CLK90 CLKDLLHF primitive. CLK180 Clock Divide Output — CLKDV CLK270 The clock divide output pin CLKDV provides a lower fre- quency version of the source clock. The CLKDV_DIVIDE DUTY_CYCLE_CORRECTION=TRUE property controls CLKDV such that the source clock is CLK0 divided by N where N is either 1.5, 2, 2.5, 3, 4, 5, 8, or 16. CLK90 This feature provides automatic duty cycle correction such that the CLKDV output pin always has a 50/50 duty cycle, CLK180 with the exception of noninteger divides in HF mode, where CLK270 the duty cycle is 1/3 for N=1.5 and 2/5 for N=2.5. ds022_29_121099 1x Clock Outputs — CLK[0|90|180|270] Figure 25: DLL Output Characteristics The 1x clock output pin CLK0 represents a delay-compen- sated version of the source clock (CLKIN) signal. The The DLL provides duty cycle correction on all 1x clock out- CLKDLL primitive provides three phase-shifted versions of puts such that all 1x clock outputs by default have a 50/50 the CLK0 signal while CLKDLLHF provides only the 180 duty cycle. The DUTY_CYCLE_CORRECTION property phase-shifted version. The relationship between phase shift (TRUE by default), controls this feature. In order to deacti- and the corresponding period shift appears in Table 13. vate the DLL duty cycle correction, attach the DUTY_CYCLE_CORRECTION=FALSE property to the Table 13: Relationship of Phase-Shifted Output Clock DLL symbol. When duty cycle correction deactivates, the to Period Shift output clock has the same duty cycle as the source clock. Phase (degrees) Period Shift (percent) The DLL clock outputs can drive an OBUF, a BUFG, or they can route directly to destination clock pins. The DLL clock 00% outputs can only drive the BUFGs that reside on the same 90 25% edge (top or bottom). 180 50% Locked Output — LOCKED 270 75% To achieve lock, the DLL might need to sample several thou- sand clock cycles. After the DLL achieves lock, the LOCKED signal activates. The DLL timing parameter sec- tion of the data sheet provides estimates for locking times. To guarantee that the system clock is established prior to the device “waking up,” the DLL can delay the completion of the device configuration process until after the DLL locks. The STARTUP_WAIT property activates this feature. Until the LOCKED signal activates, the DLL output clocks are not valid and can exhibit glitches, spikes, or other spuri- ous movement. In particular the CLK2X output appears as a 1x clock with a 25/75 duty cycle. DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 21 R Virtex™-E 1.8 V Field Programmable Gate Arrays DLL Properties Input Clock Properties provide access to some of the Virtex-E series The output clock signal of a DLL, essentially a delayed ver- DLL features, (for example, clock division and duty cycle sion of the input clock signal, reflects any instability on the correction). input clock in the output waveform. For this reason the qual- ity of the DLL input clock relates directly to the quality of the Duty Cycle Correction Property output clock waveforms generated by the DLL. The DLL The 1x clock outputs, CLK0, CLK90, CLK180, and CLK270, input clock requirements are specified in the data sheet. use the duty-cycle corrected default, exhibiting a 50/50 duty In most systems a crystal oscillator generates the system cycle. The DUTY_CYCLE_CORRECTION property (by clock. The DLL can be used with any commercially available default TRUE) controls this feature. To deactivate the DLL quartz crystal oscillator. For example, most crystal oscilla- duty-cycle correction for the 1x clock outputs, attach the tors produce an output waveform with a frequency tolerance DUTY_CYCLE_CORRECTION=FALSE property to the of 100 PPM, meaning 0.01 percent change in the clock DLL symbol. period. The DLL operates reliably on an input waveform with a frequency drift of up to 1 ns — orders of magnitude in Clock Divide Property excess of that needed to support any crystal oscillator in the The CLKDV_DIVIDE property specifies how the signal on industry. However, the cycle-to-cycle jitter must be kept to the CLKDV pin is frequency divided with respect to the less than 300 ps in the low frequencies and 150 ps for the CLK0 pin. The values allowed for this property are 1.5, 2, high frequencies. 2.5, 3, 4, 5, 8, or 16; the default value is 2. Input Clock Changes Startup Delay Property Changing the period of the input clock beyond the maximum This property, STARTUP_WAIT, takes on a value of TRUE drift amount requires a manual reset of the CLKDLL. Failure or FALSE (the default value). When TRUE the device con- to reset the DLL produces an unreliable lock signal and out- figuration DONE signal waits until the DLL locks before put clock. going to High. It is possible to stop the input clock with little impact to the Virtex-E DLL Location Constraints DLL. Stopping the clock should be limited to less than 100 µs to keep device cooling to a minimum. The clock As shown in Figure 26, there are four additional DLLs in the should be stopped during a Low phase, and when restored Virtex-E devices, for a total of eight per Virtex-E device. the full High period should be seen. During this time, These DLLs are located in silicon, at the top and bottom of LOCKED stays High and remains High when the clock is the two innermost block SelectRAM columns. The location restored. constraint LOC, attached to the DLL symbol with the identi- fier DLL0S, DLL0P, DLL1S, DLL1P, DLL2S, DLL2P, DLL3S, When the clock is stopped, one to four more clocks are still or DLL3P, controls the DLL location. observed as the delay line is flushed. When the clock is restarted, the output clocks are not observed for one to four The LOC property uses the following form: clocks as the delay line is filled. The most common case is LOC = DLL0P two or three clocks. In a similar manner, a phase shift of the input clock is also DLL-3S DLL-3P DLL-2P DLL-2S possible. The phase shift propagates to the output one to four clocks after the original shift, with no disruption to the CLKDLL control. B B B B R R R R A A A A Output Clocks M M M M As mentioned earlier in the DLL pin descriptions, some restrictions apply regarding the connectivity of the output Bottom Right Half Edge DLL-1S DLL-1P DLL-0P DLL-0S pins. The DLL clock outputs can drive an OBUF, a global x132_14_100799 clock buffer BUFG, or they can route directly to destination clock pins. The only BUFGs that the DLL clock outputs can Figure 26: Virtex Series DLLs drive are the two on the same edge of the device (top or bot- tom). In addition, the CLK2X output of the secondary DLL Design Factors can connect directly to the CLKIN of the primary DLL in the Use the following design considerations to avoid pitfalls and same quadrant. improve success designing with Xilinx devices. Do not use the DLL output clock signals until after activation of the LOCKED signal. Prior to the activation of the LOCKED signal, the DLL output clocks are not valid and can exhibit glitches, spikes, or other spurious movement. Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 22 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Useful Application Examples Virtex-E Device The Virtex-E DLL can be used in a variety of creative and IBUFG CLKDLL OBUF useful applications. The following examples show some of CLKIN CLK0 CLK90 the more common applications. The Verilog and VHDL CLKFB CLK180 CLK270 example files are available at: IBUFG ftp://ftp.xilinx.com/pub/applications/xapp/xapp132.zip CLK2X CLKDV Standard Usage RST LOCKED The circuit shown in Figure 27 resembles the BUFGDLL macro implemented to provide access to the RST and CLKDLL BUFG CLKIN CLK0 LOCKED pins of the CLKDLL. CLK90 CLKFB CLK180 CLK270 CLKDLL IBUFG BUFG CLKIN CLK0 CLK90 CLK2X CLKFB CLK180 CLK270 CLKDV CLK2X RST LOCKED CLKDV IBUF OBUF RST LOCKED ds022_028_121099 Non-Virtex-E Chip Figure 27: Standard DLL Implementation Non-Virtex-E Chip Other Non_Virtex-E Chips Board Level De-skew of Multiple Non-Virtex-E ds022_029_121099 Devices Figure 28: DLL De-skew of Board Level Clock The circuit shown in Figure 28 can be used to de-skew a system clock between a Virtex-E chip and other non-Vir- Board-level de-skew is not required for low-fanout clock net- tex-E chips on the same board. This application is com- works. It is recommended for systems that have fanout lim- monly used when the Virtex-E device is used in conjunction itations on the clock network, or if the clock distribution chip with other standard products such as SRAM or DRAM cannot handle the load. devices. While designing the board level route, ensure that Do not use the DLL output clock signals until after activation the return net delay to the source equals the delay to the of the LOCKED signal. Prior to the activation of the other chips involved. LOCKED signal, the DLL output clocks are not valid and can exhibit glitches, spikes, or other spurious movement. The dll_mirror_1 files in the xapp132.zip file show the VHDL and Verilog implementation of this circuit. De-Skew of Clock and Its 2x Multiple The circuit shown in Figure 29 implements a 2x clock multi- plier and also uses the CLK0 clock output with a zero ns skew between registers on the same chip. Alternatively, a clock divider circuit can be implemented using similar con- nections. IBUFG CLKDLL BUFG CLKIN CLK0 CLK90 CLKFB CLK180 CLK270 BUFG CLK2X CLKDV IBUF OBUF RST LOCKED ds022_030_121099 Figure 29: DLL De-skew of Clock and 2x Multiple DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 23 R Virtex™-E 1.8 V Field Programmable Gate Arrays Because any single DLL can access only two BUFGs at new capabilities allowing the FPGA designer to simplify most, any additional output clock signals must be routed designs. from the DLL in this example on the high speed backbone Operating Modes routing. The dll_2x files in the xapp132.zip file show the VHDL and VIrtex-E block SelectRAM+ memory supports two operating Verilog implementation of this circuit. modes:  Read Through Virtex-E 4x Clock  Write Back Two DLLs located in the same half-edge (top-left, top-right, bottom-right, bottom-left) can be connected together, with- Read Through (one clock edge) out using a BUFG between the CLKDLLs, to generate a 4x The read address is registered on the read port clock edge clock as shown in Figure 30. Virtex-E devices, like the Virtex and data appears on the output after the RAM access time. devices, have four clock networks that are available for inter- Some memories might place the latch/register at the out- nal de-skewing of the clock. Each of the eight DLLs have puts, depending on whether a faster clock-to-out versus access to two of the four clock networks. Although all the set-up time is desired. This is generally considered to be an DLLs can be used for internal de-skewing, the presence of inferior solution, since it changes the read operation to an two GCLKBUFs on the top and two on the bottom indicate asynchronous function with the possibility of missing an that only two of the four DLLs on the top (and two of the four address/control line transition during the generation of the DLLs on the bottom) can be used for this purpose. read pulse clock. CLKDLL-S IBUFG Write Back (one clock edge) CLKIN CLK0 CLK90 The write address is registered on the write port clock edge CLKFB CLK180 CLK270 and the data input is written to the memory and mirrored on the output. CLK2X CLKDV INV Block SelectRAM+ Characteristics RST LOCKED  All inputs are registered with the port clock and have a CLKDLL-P set-up to clock timing specification. CLKIN CLK0  All outputs have a read through or write back function CLK90 CLKFB CLK180 depending on the state of the port WE pin. The outputs CLK270 relative to the port clock are available after the BUFG CLK2X clock-to-out timing specification. CLKDV OBUF  The block SelectRAMs are true SRAM memories and RST LOCKED do not have a combinatorial path from the address to the output. The LUT SelectRAM+ cells in the CLBs are still available with this function. ds022_031_041901  The ports are completely independent from each other Figure 30: DLL Generation of 4x Clock in Virtex-E (i.e., clocking, control, address, read/write function, and Devices data width) without arbitration.  A write operation requires only one clock edge. The dll_4xe files in the xapp132.zip file show the DLL imple-  A read operation requires only one clock edge. mentation in Verilog for Virtex-E devices. These files can be found at: The output ports are latched with a self timed circuit to guar- antee a glitch free read. The state of the output port does ftp://ftp.xilinx.com/pub/applications/xapp/xapp132.zip not change until the port executes another read or write operation. Using Block SelectRAM+ Features The Virtex FPGA Series provides dedicated blocks of Library Primitives on-chip, true dual-read/write port synchronous RAM, with Figure 31 and Figure 32 show the two generic library block 4096 memory cells. Each port of the block SelectRAM+ SelectRAM+ primitives. Table 14 describes all of the avail- memory can be independently configured as a read/write able primitives for synthesis and simulation. port, a read port, a write port, and can be configured to a specific data width. The block SelectRAM+ memory offers Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 24 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Port Signals RAMB4_S#_S# Each block SelectRAM+ port operates independently of the WEA others while accessing the same set of 4096 memory cells. ENA DOA[#:0] Table 15 describes the depth and width aspect ratios for the RSTA CLKA block SelectRAM+ memory. ADDRA[#:0] DIA[#:0] Table 15: Block SelectRAM+ Port Aspect Ratios Width Depth ADDR Bus Data Bus WEB ENB 1 4096 ADDR<11:0> DATA<0> RSTB DOB[#:0] CLKB 2 2048 ADDR<10:0> DATA<1:0> ADDRB[#:0] DIB[#:0] 4 1024 ADDR<9:0> DATA<3:0> ds022_032_121399 8 512 ADDR<8:0> DATA<7:0> Figure 31: Dual-Port Block SelectRAM+ Memory 16 256 ADDR<7:0> DATA<15:0> RAMB4_S# Clock—CLK[A|B] WE EN Each port is fully synchronous with independent clock pins. RST DO[#:0] All port input pins have setup time referenced to the port CLK CLK pin. The data output bus has a clock-to-out time refer- ADDR[#:0] DI[#:0] enced to the CLK pin. ds022_033_121399 Enable—EN[A|B] Figure 32: Single-Port Block SelectRAM+ Memory The enable pin affects the read, write and reset functionality of the port. Ports with an inactive enable pin keep the output Table 14: Available Library Primitives pins in the previous state and do not write data to the mem- ory cells. Primitive Port A Width Port B Width RAMB4_S1 N/A Write Enable—WE[A|B] RAMB4_S1_S1 1 Activating the write enable pin allows the port to write to the memory cells. When active, the contents of the data input RAMB4_S1_S2 2 1 bus are written to the RAM at the address pointed to by the RAMB4_S1_S4 4 address bus, and the new data also reflects on the data out RAMB4_S1_S8 8 bus. When inactive, a read operation occurs and the con- tents of the memory cells referenced by the address bus RAMB4_S1_S16 16 reflect on the data out bus. RAMB4_S2 N/A Reset—RST[A|B] RAMB4_S2_S2 2 The reset pin forces the data output bus latches to zero syn- RAMB4_S2_S4 2 4 chronously. This does not affect the memory cells of the RAMB4_S2_S8 8 RAM and does not disturb a write operation on the other port. RAMB4_S2_S16 16 RAMB4_S4 N/A Address Bus—ADDR[A|B]<#:0> RAMB4_S4_S4 4 The address bus selects the memory cells for read or write. 4 The width of the port determines the required width of this RAMB4_S4_S8 8 bus as shown in Table 15. RAMB4_S4_S16 16 Data In Bus—DI[A|B]<#:0> RAMB4_S8 N/A The data in bus provides the new data value to be written RAMB4_S8_S8 8 8 into the RAM. This bus and the port have the same width, as RAMB4_S8_S16 16 shown in Table 15. RAMB4_S16 N/A 16 RAMB4_S16_S16 16 DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 25 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 16 shows low order address mapping for each port Data Output Bus—DO[A|B]<#:0> width. The data out bus reflects the contents of the memory cells Table 16: Port Address Mapping referenced by the address bus at the last active clock edge. During a write operation, the data out bus reflects the data Port Port in bus. The width of this bus equals the width of the port. Width Addresses The allowed widths appear in Table 15. 1 4095... 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 Inverting Control Pins 2 2047... 07 06 05 04 03 02 01 00 The four control pins (CLK, EN, WE and RST) for each port have independent inversion control as a configuration 4 1023... 03 02 01 00 option. 8 511... 01 00 16 255... 00 Address Mapping Each port accesses the same set of 4096 memory cells Creating Larger RAM Structures using an addressing scheme dependent on the width of the The block SelectRAM+ columns have specialized routing to port. allow cascading blocks together with minimal routing delays. The physical RAM location addressed for a particular width This achieves wider or deeper RAM structures with a smaller are described in the following formula (of interest only when timing penalty than when using normal routing channels. the two ports use different aspect ratios). Location Constraints Start = ((ADDR +1) * Width ) –1 port port Block SelectRAM+ instances can have LOC properties End = ADDR * Width port port attached to them to constrain the placement. The block SelectRAM+ placement locations are separate from the CLB location naming convention, allowing the LOC proper- ties to transfer easily from array to array. The LOC properties use the following form. LOC = RAMB4_R#C# RAMB4_R0C0 is the upper left RAMB4 location on the device. Conflict Resolution The block SelectRAM+ memory is a true dual-read/write Single Port Timing port RAM that allows simultaneous access of the same Figure 33 shows a timing diagram for a single port of a block memory cell from both ports. When one port writes to a SelectRAM+ memory. The block SelectRAM+ AC switching given memory cell, the other port must not address that characteristics are specified in the data sheet. The block memory cell (for a write or a read) within the clock-to-clock SelectRAM+ memory is initially disabled. setup window. The following lists specifics of port and mem- At the first rising edge of the CLK pin, the ADDR, DI, EN, ory cell write conflict resolution. WE, and RST pins are sampled. The EN pin is High and the  If both ports write to the same memory cell WE pin is Low indicating a read operation. The DO bus con- simultaneously, violating the clock-to-clock setup tains the contents of the memory location, 0x00, as indi- requirement, consider the data stored as invalid. cated by the ADDR bus.  If one port attempts a read of the same memory cell At the second rising edge of the CLK pin, the ADDR, DI, EN, the other simultaneously writes, violating the WR, and RST pins are sampled again. The EN and WE pins clock-to-clock setup requirement, the following occurs. are High indicating a write operation. The DO bus mirrors the - The write succeeds DI bus. The DI bus is written to the memory location 0x0F. - The data out on the writing port accurately reflects At the third rising edge of the CLK pin, the ADDR, DI, EN, the data written. WR, and RST pins are sampled again. The EN pin is High - The data out on the reading port is invalid. and the WE pin is Low indicating a read operation. The DO Conflicts do not cause any physical damage. bus contains the contents of the memory location 0x7E as indicated by the ADDR bus. At the fourth rising edge of the CLK pin, the ADDR, DI, EN, WR, and RST pins are sampled again. The EN pin is Low Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 26 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays indicating that the block SelectRAM+ memory is now dis- the contents of the memory are correct, but the read port abled. The DO bus retains the last value. has invalid data. At the first rising edge of the CLKA, memory location 0x00 is Dual Port Timing to be written with the value 0xAAAA and is mirrored on the Figure 34 shows a timing diagram for a true dual-port DOA bus. The last operation of Port B was a read to the read/write block SelectRAM+ memory. The clock on port A same memory location 0x00. The DOB bus of Port B does has a longer period than the clock on Port B. The timing not change with the new value on Port A, and retains the parameter T , (clock-to-clock set-up) is shown on this BCCS last read value. A short time later, Port B executes another diagram. The parameter, T is violated once in the dia- BCCS read to memory location 0x00, and the DOB bus now gram. All other timing parameters are identical to the single reflects the new memory value written by Port A. port version shown in Figure 33. At the second rising edge of CLKA, memory location 0x7E T is only of importance when the address of both ports BCCS is written with the value 0x9999 and is mirrored on the DOA are the same and at least one port is performing a write bus. Port B then executes a read operation to the same operation. When the clock-to-clock set-up parameter is vio- memory location without violating the T parameter and BCCS lated for a WRITE-WRITE condition, the contents of the the DOB reflects the new memory values written by Port A. memory at that location are invalid. When the clock-to-clock set-up parameter is violated for a WRITE-READ condition, T T BPWH BPWL CLK TBACK ADDR 00 0F 7E 8F T BDCK DDDD CCCC BBBB 2222 DIN T BCKO MEM (00) CCCC MEM (7E) DOUT T BECK EN RST T BWCK WE DISABLED READ WRITE READ DISABLED ds022_0343_121399 Figure 33: Timing Diagram for Single Port Block SelectRAM+ Memory DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 27 R Virtex™-E 1.8 V Field Programmable Gate Arrays TBCCS VIOLATION CLK_A ADDR_A 00 7E 0F 0F 7E EN_A T BCCS T BCCS WE_A AAAA 9999 AAAA 0000 1111 DI_A AAAA 9999 AAAA UNKNOWN 2222 DO_A CLK_B ADDR_B 00 00 7E 0F 0F 7E 1A EN_B WE_B DI_B 1111 1111 1111 BBBB 1111 2222 FFFF DO_B MEM (00) AAAA 9999 BBBB UNKNOWN 2222 FFFF ds022_035_121399 Figure 34: Timing Diagram for a True Dual-port Read/Write Block SelectRAM+ Memory At the third rising edge of CLKA, the T parameter is presently support generics. The initialization values instead BCCS violated with two writes to memory location 0x0F. The DOA attach as attributes to the RAM by a built-in Synopsys and DOB busses reflect the contents of the DIA and DIB dc_script. The translate_off statement stops synthesis busses, but the stored value at 0x0F is invalid. translation of the generic statements. The following code illustrates a module that employs these techniques. At the fourth rising edge of CLKA, a read operation is per- formed at memory location 0x0F and invalid data is present Table 17: RAM Initialization Properties on the DOA bus. Port B also executes a read operation to Property Memory Cells memory location 0x0F and also reads invalid data. INIT_00 255 to 0 At the fifth rising edge of CLKA a read operation is per- INIT_01 511 to 256 formed that does not violate the T parameter to the BCCS INIT_02 767 to 512 previous write of 0x7E by Port B. THe DOA bus reflects the recently written value by Port B. INIT_03 1023 to 768 INIT_04 1279 to 1024 Initialization INIT_05 1535 to 1280 The block SelectRAM+ memory can initialize during the device configuration sequence. The 16 initialization properties INIT_06 1791 to 2047 of 64 hex values each (a total of 4096 bits) set the initialization INIT_07 2047 to 1792 of each RAM. These properties appear in Table 17. Any initial- INIT_08 2303 to 2048 ization properties not explicitly set configure as zeros. Partial initialization strings pad with zeros. Initialization strings INIT_09 2559 to 2304 greater than 64 hex values generate an error. The RAMs can INIT_0a 2815 to 2560 be simulated with the initialization values using generics in INIT_0b 3071 to 2816 VHDL simulators and parameters in Verilog simulators. INIT_0c 3327 to 3072 Initialization in VHDL and Synopsys INIT_0d 3583 to 3328 The block SelectRAM+ structures can be initialized in VHDL INIT_0e 3839 to 3584 for both simulation and synthesis for inclusion in the EDIF output file. The simulation of the VHDL code uses a generic INIT_0f 4095 to 3840 to pass the initialization. Synopsys FPGA compiler does not Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 28 1-800-255-7778 Production Product Specification PORT B PORT A R Virtex™-E 1.8 V Field Programmable Gate Arrays address bus of Port B to 0 (GND), allows a 32-bit wide sin- Initialization in Verilog and Synopsys gle port RAM to be created. The block SelectRAM+ structures can be initialized in Verilog for both simulation and synthesis for inclusion in the EDIF Creating Two Single-Port RAMs output file. The simulation of the Verilog code uses a def- The true dual-read/write port functionality of the block param to pass the initialization. The Synopsys FPGA com- SelectRAM+ memory allows a single RAM to be split into piler does not presently support defparam. The initialization two single port memories of 2K bits each as shown in values instead attach as attributes to the RAM by a built-in Figure 36. Synopsys dc_script. The translate_off statement stops syn- thesis translation of the defparam statements. The following RAMB4_S4_S16 code illustrates a module that employs these techniques. WE1 WEA EN1 ENA RST1 RSTA DOA[3:0] DO1[3:0] CLK1 CLKA Design Examples V , ADDR1[8:0] ADDRA[9:0] CC DIA[3:0] DI1[3:0] Creating a 32-bit Single-Port RAM WE2 WEB EN2 ENB The true dual-read/write port functionality of the block RST2 RSTB DOB[15:0] DO2[15:0] CLK2 CLKB SelectRAM+ memory allows a single port, 128 deep by GND, ADDR2[6:0] ADDRB[7:0] DI2[15:0] DIB[15:0] 32-bit wide RAM to be created using a single block ds022_037_121399 SelectRAM+ cell as shown in Figure 35. Figure 36: 512 x 4 RAM and 128 x 16 RAM RAMB4_S16_S16 WE WEA In this example, a 512K x 4 RAM (Port A) and a 128 x 16 EN ENA RST RSTA DOA[15:0] DO[31:16] RAM (Port B) are created out of a single block SelectRAM+. CLKA CLK ADDR[6:0], V ADDRA[7:0] CC The address space for the RAM is split by fixing the MSB of DI[31:16] DIA[15:0] Port A to 1 (V ) for the upper 2K bits and the MSB of Port CC WE WEB B to 0 (GND) for the lower 2K bits. ENB EN RST RSTB DOB[15:0] DO[15:0] CLK CLKB ADDR[6:0], GND ADDRB[7:0] Block Memory Generation DI[15:0] DIB[15:0] The CoreGen program generates memory structures using ds022_036_121399 the block SelectRAM+ features. This program outputs Figure 35: Single Port 128 x 32 RAM VHDL or Verilog simulation code templates and an EDIF file for inclusion in a design. Interleaving the memory space, setting the LSB of the address bus of Port A to 1 (V ), and the LSB of the CC DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 29 R Virtex™-E 1.8 V Field Programmable Gate Arrays VHDL Initialization Example library IEEE; use IEEE.std_logic_1164.all; entity MYMEM is port (CLK, WE:in std_logic; ADDR: in std_logic_vector(8 downto 0); DIN: in std_logic_vector(7 downto 0); DOUT: out std_logic_vector(7 downto 0)); end MYMEM; architecture BEHAVE of MYMEM is signal logic0, logic1: std_logic; component RAMB4_S8 --synopsys translate_off generic( INIT_00,INIT_01, INIT_02, INIT_03, INIT_04, INIT_05, INIT_06, INIT_07, INIT_08, INIT_09, INIT_0a, INIT_0b, INIT_0c, INIT_0d, INIT_0e, INIT_0f : BIT_VECTOR(255 downto 0) := X"0000000000000000000000000000000000000000000000000000000000000000"); --synopsys translate_on port (WE, EN, RST, CLK: in STD_LOGIC; ADDR: in STD_LOGIC_VECTOR(8 downto 0); DI: in STD_LOGIC_VECTOR(7 downto 0); DO: out STD_LOGIC_VECTOR(7 downto 0)); end component; --synopsys dc_script_begin --set_attribute ram0 INIT_00 "0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF" -type string --set_attribute ram0 INIT_01 "FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210" -type string --synopsys dc_script_end begin logic0 <=’0’; logic1 <=’1’; ram0: RAMB4_S8 --synopsys translate_off generic map ( INIT_00 => X"0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF", INIT_01 => X"FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210") --synopsys translate_on port map (WE=>WE, EN=>logic1, RST=>logic0, CLK=>CLK,ADDR=>ADDR, DI=>DIN, DO=>DOUT); end BEHAVE; Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 30 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Verilog Initialization Example module MYMEM (CLK, WE, ADDR, DIN, DOUT); input CLK, WE; input [8:0] ADDR; input [7:0] DIN; output [7:0] DOUT; wire logic0, logic1; //synopsys dc_script_begin //set_attribute ram0 INIT_00 "0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF" -type string //set_attribute ram0 INIT_01 "FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210" -type string //synopsys dc_script_end assign logic0 = 1’b0; assign logic1 = 1’b1; RAMB4_S8 ram0 (.WE(WE), .EN(logic1), .RST(logic0), .CLK(CLK), .ADDR(ADDR), .DI(DIN), .DO(DOUT)); //synopsys translate_off defparam ram0.INIT_00 = 256h’0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF; defparam ram0.INIT_01 = 256h’FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210; //synopsys translate_on endmodule Using SelectI/O The Virtex-E FPGA series includes a highly configurable, Each SelectI/O block can support up to 20 I/O standards. high-performance I/O resource, called SelectI/O™ to pro- Supporting such a variety of I/O standards allows the sup- vide support for a wide variety of I/O standards. The port of a wide variety of applications, from general purpose SelectI/O resource is a robust set of features including pro- standard applications to high-speed low-voltage memory grammable control of output drive strength, slew rate, and busses. input delay and hold time. Taking advantage of the flexibility SelectI/O blocks also provide selectable output drive and SelectI/O features and the design considerations strengths and programmable slew rates for the LVTTL out- described in this document can improve and simplify sys- put buffers, as well as an optional, programmable weak tem level design. pull-up, weak pull-down, or weak “keeper” circuit ideal for use in external bussing applications. Introduction Each Input/Output Block (IOB) includes three registers, one As FPGAs continue to grow in size and capacity, the larger each for the input, output, and 3-state signals within the and more complex systems designed for them demand an IOB. These registers are optionally configurable as either a increased variety of I/O standards. Furthermore, as system D-type flip-flop or as a level sensitive latch. clock speeds continue to increase, the need for high perfor- The input buffer has an optional delay element used to guar- mance I/O becomes more important. antee a zero hold time requirement for input signals regis- While chip-to-chip delays have an increasingly substantial tered within the IOB. impact on overall system speed, the task of achieving the The Virtex-E SelectI/O features also provide dedicated desired system performance becomes more difficult with resources for input reference voltage (V ) and output REF the proliferation of low-voltage I/O standards. SelectI/O, the source voltage (V ), along with a convenient banking CCO revolutionary input/output resources of Virtex-E devices, system that simplifies board design. resolve this potential problem by providing a highly config- urable, high-performance alternative to the I/O resources of By taking advantage of the built-in features and wide variety more conventional programmable devices. Virtex-E SelectI/O of I/O standards supported by the SelectI/O features, sys- features combine the flexibility and time-to-market advan- tem-level design and board design can be greatly simplified tages of programmable logic with the high performance pre- and improved. viously available only with ASICs and custom ICs. DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 31 R Virtex™-E 1.8 V Field Programmable Gate Arrays Fundamentals Overview of Supported I/O Standards Modern bus applications, pioneered by the largest and most This section provides a brief overview of the I/O standards influential companies in the digital electronics industry, are supported by all Virtex-E devices. commonly introduced with a new I/O standard tailored spe- While most I/O standards specify a range of allowed volt- cifically to the needs of that application. The bus I/O stan- ages, this document records typical voltage values only. dards provide specifications to other vendors who create Detailed information on each specification can be found on products designed to interface with these applications. the Electronic Industry Alliance Jedec website at: Each standard often has its own specifications for current, http://www.jedec.org voltage, I/O buffering, and termination techniques. The ability to provide the flexibility and time-to-market LVTTL — Low-Voltage TTL advantages of programmable logic is increasingly depen- The Low-Voltage TTL, or LVTTL standard is a general pur- dent on the capability of the programmable logic device to pose EIA/JESDSA standard for 3.3V applications that uses support an ever increasing variety of I/O standards an LVTTL input buffer and a Push-Pull output buffer. This The SelectI/O resources feature highly configurable input standard requires a 3.3V output source voltage (V ), but CCO and output buffers which provide support for a wide variety does not require the use of a reference voltage (V ) or a REF of I/O standards. As shown in Table 18, each buffer type can termination voltage (V ). TT support a variety of voltage requirements. LVCMOS2 — Low-Voltage CMOS for 2.5 Volts Table 18: Virtex-E Supported I/O Standards The Low-Voltage CMOS for 2.5 Volts or lower, or LVCMOS2 standard is an extension of the LVCMOS standard Board (JESD 8.-5) used for general purpose 2.5V applications. Termination This standard requires a 2.5V output source voltage Output Input Input Voltage (V ), but does not require the use of a reference voltage I/O Standard V V V (V ) CCO CCO CCO REF TT (V ) or a board termination voltage (V ). REF TT LVTTL 3.3 3.3 N/A N/A LVCMOS18 — 1.8 V Low Voltage CMOS LVCMOS2 2.5 2.5 N/A N/A This standard is an extension of the LVCMOS standard. It is used in general purpose 1.8 V applications. The use of a LVCMOS18 1.8 1.8 N/A N/A reference voltage (V ) or a board termination voltage REF (V ) is not required. TT SSTL3 I & II 3.3 N/A 1.50 1.50 PCI — Peripheral Component Interface SSTL2 I & II 2.5 N/A 1.25 1.25 The Peripheral Component Interface, or PCI standard spec- ifies support for both 33 MHz and 66 MHz PCI bus applica- GTL N/A N/A 0.80 1.20 tions. It uses a LVTTL input buffer and a Push-Pull output buffer. This standard does not require the use of a reference GTL+ N/A N/A 1.0 1.50 voltage (V ) or a board termination voltage (V ), how- REF TT HSTL I 1.5 N/A 0.75 0.75 ever, it does require a 3.3V output source voltage (V ). CCO GTL — Gunning Transceiver Logic Terminated HSTL III & IV 1.5 N/A 0.90 1.50 The Gunning Transceiver Logic, or GTL standard is a CTT 3.3 N/A 1.50 1.50 high-speed bus standard (JESD8.3) invented by Xerox. Xil- inx has implemented the terminated variation for this stan- AGP-2X 3.3 N/A 1.32 N/A dard. This standard requires a differential amplifier input buffer and a Open Drain output buffer. PCI33_3 3.3 3.3N/A N/A GTL+ — Gunning Transceiver Logic Plus PCI66_3 3.3 3.3N/A N/A The Gunning Transceiver Logic Plus, or GTL+ standard is a high-speed bus standard (JESD8.3) first used by the Pen- BLVDS & LVDS 2.5 N/A N/A N/A tium Pro processor. LVPECL 3.3 N/A N/A N/A HSTL — High-Speed Transceiver Logic The High-Speed Transceiver Logic, or HSTL standard is a general purpose high-speed, 1.5V bus standard sponsored by IBM (EIA/JESD 8-6). This standard has four variations or classes. SelectI/O devices support Class I, III, and IV. This Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 32 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays standard requires a Differential Amplifier input buffer and a Library Symbols Push-Pull output buffer. The Xilinx library includes an extensive list of symbols designed to provide support for the variety of SelectI/O fea- SSTL3 — Stub Series Terminated Logic for 3.3V tures. Most of these symbols represent variations of the five The Stub Series Terminated Logic for 3.3V, or SSTL3 stan- generic SelectI/O symbols. dard is a general purpose 3.3V memory bus standard also  IBUF (input buffer) sponsored by Hitachi and IBM (JESD8-8). This standard has two classes, I and II. SelectI/O devices support both  IBUFG (global clock input buffer) classes for the SSTL3 standard. This standard requires a  OBUF (output buffer) Differential Amplifier input buffer and an Push-Pull output  OBUFT (3-state output buffer) buffer.  IOBUF (input/output buffer) SSTL2 — Stub Series Terminated Logic for 2.5V IBUF The Stub Series Terminated Logic for 2.5V, or SSTL2 stan- Signals used as inputs to the Virtex-E device must source dard is a general purpose 2.5V memory bus standard spon- an input buffer (IBUF) via an external input port. The generic sored by Hitachi and IBM (JESD8-9). This standard has two Virtex-E IBUF symbol appears in Figure 37. The extension classes, I and II. SelectI/O devices support both classes for the SSTL2 standard. This standard requires a Differential IBUF Amplifier input buffer and an Push-Pull output buffer. I O CTT — Center Tap Terminated The Center Tap Terminated, or CTT standard is a 3.3V x133_01_111699 memory bus standard sponsored by Fujitsu (JESD8-4). Figure 37: Input Buffer (IBUF) Symbols This standard requires a Differential Amplifier input buffer and a Push-Pull output buffer. AGP-2X — Advanced Graphics Port to the base name defines which I/O standard the IBUF uses. The assumed standard is LVTTL when the generic The Intel AGP standard is a 3.3V Advanced Graphics IBUF has no specified extension. Port-2X bus standard used with the Pentium II processor for graphics applications. This standard requires a Push-Pull The following list details the variations of the IBUF symbol: output buffer and a Differential Amplifier input buffer. IBUF LVDS — Low Voltage Differential Signal IBUF_LVCMOS2 LVDS is a differential I/O standard. It requires that one data IBUF_PCI33_3 bit is carried through two signal lines. As with all differential IBUF_PCI66_3 signaling standards, LVDS has an inherent noise immunity IBUF_GTL over single-ended I/O standards. The voltage swing IBUF_GTLP between two signal lines is approximately 350mV. The use  IBUF_HSTL_I of a reference voltage (V ) or a board termination voltage REF  IBUF_HSTL_III (V ) is not required. LVDS requires the use of two pins per TT input or output. LVDS requires external resistor termination.  IBUF_HSTL_IV  IBUF_SSTL3_I BLVDS — Bus LVDS  IBUF_SSTL3_II This standard allows for bidirectional LVDS communication  IBUF_SSTL2_I between two or more devices. The external resistor termi-  IBUF_SSTL2_II nation is different than the one for standard LVDS. IBUF_CTT LVPECL — Low Voltage Positive Emitter Coupled IBUF_AGP Logic IBUF_LVCMOS18 LVPECL is another differential I/O standard. It requires two IBUF_LVDS signal lines for transmitting one data bit. This standard  IBUF_LVPECL specifies two pins per input or output. The voltage swing When the IBUF symbol supports an I/O standard that between these two signal lines is approximately 850 mV. requires a V , the IBUF automatically configures as a dif- The use of a reference voltage (V ) or a board termina- REF REF ferential amplifier input buffer. The V voltage must be tion voltage (V ) is not required. The LVPECL standard REF TT supplied on the V pins. In the case of LVDS, LVPECL, requires external resistor termination. REF and BLVDS, V is not required. REF DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 33 R Virtex™-E 1.8 V Field Programmable Gate Arrays The voltage reference signal is “banked” within the Virtex-E CLKDLLHF, or BUFG symbol. The generic Virtex-E IBUFG device on a half-edge basis such that for all packages there symbol appears in Figure 39. are eight independent V banks internally. See Figure 38 REF for a representation of the Virtex-E I/O banks. Within each IBUFG bank approximately one of every six I/O pins is automati- I O cally configured as a V input. After placing a differential REF amplifier input signal within a given V bank, the same REF external source must drive all I/O pins configured as a V x133_03_111699 REF input. Figure 39: Virtex-E Global Clock Input Buffer (IBUFG) Symbol IBUF placement restrictions require that any differential amplifier input signals within a bank be of the same stan- dard. How to specify a specific location for the IBUF via the The extension to the base name determines which I/O stan- LOC property is described below. Table 19 summarizes the dard is used by the IBUFG. With no extension specified for Virtex-E input standards compatibility requirements. the generic IBUFG symbol, the assumed standard is LVTTL. An optional delay element is associated with each IBUF. When the IBUF drives a flip-flop within the IOB, the delay The following list details variations of the IBUFG symbol. element by default activates to ensure a zero hold-time IBUFG requirement. The NODELAY=TRUE property overrides this  IBUFG_LVCMOS2 default.  IBUFG_PCI33_3 When the IBUF does not drive a flip-flop within the IOB, the  IBUFG_PCI66_3 delay element de-activates by default to provide higher per- IBUFG_GTL formance. To delay the input signal, activate the delay ele- IBUFG_GTLP ment with the DELAY=TRUE property.  IBUFG_HSTL_I  IBUFG_HSTL_III Table 19: Xilinx Input Standards Compatibility  IBUFG_HSTL_IV Requirements  IBUFG_SSTL3_I Rule 1 Standards with the same input V , output V , CCO CCO  IBUFG_SSTL3_II and V can be placed within the same bank. REF  IBUFG_SSTL2_I  IBUFG_SSTL2_II  IBUFG_CTT IBUFG_AGP  IBUFG_LVCMOS18 Bank 0 Bank 1 IBUFG_LVDS GCLK3 GCLK2  IBUFG_LVPECL When the IBUFG symbol supports an I/O standard that requires a differential amplifier input, the IBUFG automati- Virtex-E cally configures as a differential amplifier input buffer. The Device low-voltage I/O standards with a differential amplifier input require an external reference voltage input V . REF GCLK1 GCLK0 The voltage reference signal is “banked” within the Virtex-E Bank 5 Bank 4 device on a half-edge basis such that for all packages there are eight independent V banks internally. See Figure 38 REF for a representation of the Virtex-E I/O banks. Within each ds022_42_012100 bank approximately one of every six I/O pins is automati- Figure 38: Virtex-E I/O Banks cally configured as a V input. After placing a differential REF amplifier input signal within a given V bank, the same REF IBUFG external source must drive all I/O pins configured as a V REF input. Signals used as high fanout clock inputs to the Virtex-E device should drive a global clock input buffer (IBUFG) via IBUFG placement restrictions require any differential ampli- an external input port in order to take advantage of one of fier input signals within a bank be of the same standard. The the four dedicated global clock distribution networks. The LOC property can specify a location for the IBUFG. output of the IBUFG should only drive a CLKDLL, As an added convenience, the BUFGP can be used to instantiate a high fanout clock input. The BUFGP symbol Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 34 1-800-255-7778 Production Product Specification Bank 6 Bank 7 Bank 3 Bank 2 R Virtex™-E 1.8 V Field Programmable Gate Arrays represents a combination of the LVTTL IBUFG and BUFG  OBUF_PCI66_3 symbols, such that the output of the BUFGP can connect OBUF_GTL directly to the clock pins throughout the design. OBUF_GTLP Unlike previous architectures, the Virtex-E BUFGP symbol  OBUF_HSTL_I can only be placed in a global clock pad location. The LOC  OBUF_HSTL_III property can specify a location for the BUFGP.  OBUF_HSTL_IV OBUF  OBUF_SSTL3_I  OBUF_SSTL3_II An OBUF must drive outputs through an external output port. The generic output buffer (OBUF) symbol appears in  OBUF_SSTL2_I Figure 40.  OBUF_SSTL2_II The extension to the base name defines which I/O standard OBUF_CTT the OBUF uses. With no extension specified for the generic OBUF_AGP OBUF symbol, the assumed standard is slew rate limited OBUF_LVCMOS18 LVTTL with 12 mA drive strength. OBUF_LVDS  OBUF_LVPECL OBUF The Virtex-E series supports eight banks for the HQ and PQ I O packages. The CS packages support four V banks. CCO OBUF placement restrictions require that within a given x133_04_111699 V bank each OBUF share the same output source drive CCO Figure 40: Virtex-E Output Buffer (OBUF) Symbol voltage. Input buffers of any type and output buffers that do not require V can be placed within any V bank. The LVTTL OBUF additionally can support one of two slew CCO CCO Table 20 summarizes the Virtex-E output compatibility rate modes to minimize bus transients. By default, the slew requirements. The LOC property can specify a location for rate for each output buffer is reduced to minimize power bus the OBUF. transients when switching non-critical signals. LVTTL output buffers have selectable drive strengths. Table 20: Output Standards Compatibility The format for LVTTL OBUF symbol names is as follows: Requirements OBUF__ Rule 1 Only outputs with standards that share compatible V can be used within the same bank. CCO where is either F (Fast) or S (Slow), and is specified in milliamps (2, 4, 6, 8, 12, 16, Rule 2 There are no placement restrictions for outputs or 24). with standards that do not require a V . CCO The following list details variations of the OBUF symbol. V Compatible Standards CCO OBUF 3.3 LVTTL, SSTL3_I, SSTL3_II, CTT, AGP, GTL, OBUF_S_2 GTL+, PCI33_3, PCI66_3 OBUF_S_4 2.5 SSTL2_I, SSTL2_II, LVCMOS2, GTL, GTL+ OBUF_S_6 OBUF_S_8 1.5 HSTL_I, HSTL_III, HSTL_IV, GTL, GTL+ OBUF_S_12 OBUF_S_16 OBUFT OBUF_S_24 The generic 3-state output buffer OBUFT (see Figure 41) OBUF_F_2 typically implements 3-state outputs or bidirectional I/O. OBUF_F_4 The extension to the base name defines which I/O standard OBUF_F_6 OBUFT uses. With no extension specified for the generic OBUF_F_8 OBUFT symbol, the assumed standard is slew rate limited  OBUF_F_12 LVTTL with 12 mA drive strength.  OBUF_F_16 The LVTTL OBUFT additionally can support one of two slew  OBUF_F_24 rate modes to minimize bus transients. By default, the slew rate for each output buffer is reduced to minimize power bus OBUF_LVCMOS2 transients when switching non-critical signals. OBUF_PCI33_3 DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 35 R Virtex™-E 1.8 V Field Programmable Gate Arrays LVTTL 3-state output buffers have selectable drive The Virtex-E series supports eight banks for the HQ and PQ strengths. packages. The CS package supports four V banks. CCO The format for LVTTL OBUFT symbol names is as follows: The SelectI/O OBUFT placement restrictions require that within a given V bank each OBUFT share the same out- CCO OBUFT__ put source drive voltage. Input buffers of any type and out- where is either F (Fast) or S (Slow), and put buffers that do not require V can be placed within CCO is specified in milliamps (2, 4, 6, 8, 12, 16, the same V bank. CCO or 24). The LOC property can specify a location for the OBUFT. 3-state output buffers and bidirectional buffers can have either a weak pull-up resistor, a weak pull-down resistor, or OBUFT T a weak “keeper” circuit. Control this feature by adding the appropriate symbol to the output net of the OBUFT (PUL- LUP, PULLDOWN, or KEEPER). I O The weak “keeper” circuit requires the input buffer within the IOB to sample the I/O signal. So, OBUFTs programmed for x133_05_111699 an I/O standard that requires a V have automatic place- REF Figure 41: 3-State Output Buffer Symbol (OBUFT) ment of a V in the bank with an OBUFT configured with REF The following list details variations of the OBUFT symbol. a weak “keeper” circuit. This restriction does not affect most circuit design as applications using an OBUFT configured  OBUFT with a weak “keeper” typically implement a bidirectional I/O.  OBUFT_S_2 In this case the IBUF (and the corresponding V ) are REF  OBUFT_S_4 explicitly placed.  OBUFT_S_6 The LOC property can specify a location for the OBUFT.  OBUFT_S_8 IOBUF  OBUFT_S_12  OBUFT_S_16 Use the IOBUF symbol for bidirectional signals that require both an input buffer and a 3-state output buffer with an  OBUFT_S_24 active high 3-state pin. The generic input/output buffer  OBUFT_F_2 IOBUF appears in Figure 42.  OBUFT_F_4 The extension to the base name defines which I/O standard  OBUFT_F_6 the IOBUF uses. With no extension specified for the generic  OBUFT_F_8 IOBUF symbol, the assumed standard is LVTTL input buffer  OBUFT_F_12 and slew rate limited LVTTL with 12 mA drive strength for  OBUFT_F_16 the output buffer.  OBUFT_F_24 The LVTTL IOBUF additionally can support one of two slew  OBUFT_LVCMOS2 rate modes to minimize bus transients. By default, the slew  OBUFT_PCI33_3 rate for each output buffer is reduced to minimize power bus  OBUFT_PCI66_3 transients when switching non-critical signals.  OBUFT_GTL LVTTL bidirectional buffers have selectable output drive  OBUFT_GTLP strengths.  OBUFT_HSTL_I The format for LVTTL IOBUF symbol names is as follows:  OBUFT_HSTL_III IOBUF__  OBUFT_HSTL_IV where is either F (Fast) or S (Slow), and  OBUFT_SSTL3_I is specified in milliamps (2, 4, 6, 8, 12, 16,  OBUFT_SSTL3_II or 24).  OBUFT_SSTL2_I  OBUFT_SSTL2_II  OBUFT_CTT  OBUFT_AGP  OBUFT_LVCMOS18  OBUFT_LVDS  OBUFT_LVPECL Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 36 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays The low-voltage I/O standards with a differential amplifier input require an external reference voltage input V . REF IOBUF T The voltage reference signal is “banked” within the Virtex-E device on a half-edge basis such that for all packages there I IO are eight independent V banks internally. See Figure 38, REF page 34 for a representation of the Virtex-E I/O banks. Within each bank approximately one of every six I/O pins is O automatically configured as a V input. After placing a dif- REF ferential amplifier input signal within a given V bank, the REF x133_06_111699 same external source must drive all I/O pins configured as a Figure 42: Input/Output Buffer Symbol (IOBUF) V input. REF The following list details variations of the IOBUF symbol. IOBUF placement restrictions require any differential ampli- fier input signals within a bank be of the same standard. IOBUF The Virtex-E series supports eight banks for the HQ and PQ  IOBUF_S_2 packages. The CS package supports four V banks.  IOBUF_S_4 CCO Additional restrictions on the Virtex-E SelectI/O IOBUF  IOBUF_S_6 placement require that within a given V bank each  IOBUF_S_8 CCO IOBUF must share the same output source drive voltage.  IOBUF_S_12 Input buffers of any type and output buffers that do not  IOBUF_S_16 require V can be placed within the same V bank. CCO CCO  IOBUF_S_24 The LOC property can specify a location for the IOBUF. IOBUF_F_2 An optional delay element is associated with the input path IOBUF_F_4 in each IOBUF. When the IOBUF drives an input flip-flop IOBUF_F_6 within the IOB, the delay element activates by default to ensure a zero hold-time requirement. Override this default IOBUF_F_8 with the NODELAY=TRUE property. IOBUF_F_12 In the case when the IOBUF does not drive an input flip-flop IOBUF_F_16 within the IOB, the delay element de-activates by default to IOBUF_F_24 provide higher performance. To delay the input signal, acti-  IOBUF_LVCMOS2 vate the delay element with the DELAY=TRUE property.  IOBUF_PCI33_3 3-state output buffers and bidirectional buffers can have  IOBUF_PCI66_3 either a weak pull-up resistor, a weak pull-down resistor, or IOBUF_GTL a weak “keeper” circuit. Control this feature by adding the IOBUF_GTLP appropriate symbol to the output net of the IOBUF (PUL-  IOBUF_HSTL_I LUP, PULLDOWN, or KEEPER).  IOBUF_HSTL_III SelectI/O Properties  IOBUF_HSTL_IV Access to some of the SelectI/O features (for example, loca-  IOBUF_SSTL3_I tion constraints, input delay, output drive strength, and slew  IOBUF_SSTL3_II rate) is available through properties associated with these  IOBUF_SSTL2_I features.  IOBUF_SSTL2_II Input Delay Properties IOBUF_CTT  IOBUF_AGP An optional delay element is associated with each IBUF. When the IBUF drives a flip-flop within the IOB, the delay  IOBUF_LVCMOS18 element activates by default to ensure a zero hold-time IOBUF_LVDS requirement. Use the NODELAY=TRUE property to over-  IOBUF_LVPECL ride this default. When the IOBUF symbol used supports an I/O standard In the case when the IBUF does not drive a flip-flop within that requires a differential amplifier input, the IOBUF auto- the IOB, the delay element by default de-activates to pro- matically configures with a differential amplifier input buffer. vide higher performance. To delay the input signal, activate the delay element with the DELAY=TRUE property. DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 37 R Virtex™-E 1.8 V Field Programmable Gate Arrays IOB Flip-Flop/Latch Property Design Considerations The Virtex-E series I/O Block (IOB) includes an optional Reference Voltage (V ) Pins REF register on the input path, an optional register on the output Low-voltage I/O standards with a differential amplifier input path, and an optional register on the 3-state control pin. The buffer require an input reference voltage (V ). Provide the REF design implementation software automatically takes advan- V as an external signal to the device. REF tage of these registers when the following option for the Map program is specified. The voltage reference signal is “banked” within the device on a half-edge basis such that for all packages there are eight map –pr b independent V banks internally. See Figure 38 for a rep- REF Alternatively, the IOB = TRUE property can be placed on a resentation of the Virtex-E I/O banks. Within each bank register to force the mapper to place the register in an IOB. approximately one of every six I/O pins is automatically con- figured as a V input. After placing a differential amplifier Location Constraints REF input signal within a given V bank, the same external REF Specify the location of each SelectI/O symbol with the loca- source must drive all I/O pins configured as a V input. REF tion constraint LOC attached to the SelectI/O symbol. The Within each V bank, any input buffers that require a external port identifier indicates the value of the location REF V signal must be of the same type. Output buffers of any constrain. The format of the port identifier depends on the REF type and input buffers can be placed without requiring a ref- package chosen for the specific design. erence voltage within the same V bank. REF The LOC properties use the following form: Output Drive Source Voltage (V ) Pins CCO LOC=A42 Many of the low voltage I/O standards supported by LOC=P37 SelectI/O devices require a different output drive source voltage (V ). As a result each device can often have to Output Slew Rate Property CCO support multiple output drive source voltages. As mentioned above, a variety of symbol names provide the The Virtex-E series supports eight banks for the HQ and PQ option of choosing the desired slew rate for the output buff- packages. The CS package supports four V banks. ers. In the case of the LVTTL output buffers (OBUF, OBUFT, CCO and IOBUF), slew rate control can be alternatively pro- Output buffers within a given V bank must share the CCO gramed with the SLEW= property. By default, the slew rate same output drive source voltage. Input buffers for LVTTL, for each output buffer is reduced to minimize power bus LVCMOS2, LVCMOS18, PCI33_3, and PCI 66_3 use the transients when switching non-critical signals. The SLEW= V voltage for Input V voltage. CCO CCO property has one of the two following values. Transmission Line Effects SLEW=SLOW The delay of an electrical signal along a wire is dominated SLEW=FAST by the rise and fall times when the signal travels a short dis- tance. Transmission line delays vary with inductance and Output Drive Strength Property capacitance, but a well-designed board can experience The desired output drive strength can be additionally speci- delays of approximately 180 ps per inch. fied by choosing the appropriate library symbol. The Xilinx Transmission line effects, or reflections, typically start at library also provides an alternative method for specifying 1.5" for fast (1.5 ns) rise and fall times. Poor (or non-exis- this feature. For the LVTTL output buffers (OBUF, OBUFT, tent) termination or changes in the transmission line imped- and IOBUF, the desired drive strength can be specified with ance cause these reflections and can cause additional the DRIVE= property. This property could have one of the delay in longer traces. As system speeds continue to following seven values. increase, the effect of I/O delays can become a limiting fac- DRIVE=2 tor and therefore transmission line termination becomes increasingly more important. DRIVE=4 DRIVE=6 Termination Techniques DRIVE=8 A variety of termination techniques reduce the impact of DRIVE=12 (Default) transmission line effects. DRIVE=16 The following are output termination techniques: DRIVE=24 None Series  Parallel (Shunt)  Series and Parallel (Series-Shunt) Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 38 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Input termination techniques include the following. Simultaneous Switching Guidelines None Ground bounce can occur with high-speed digital ICs when multiple outputs change states simultaneously, causing  Parallel (Shunt) undesired transient behavior on an output, or in the internal These termination techniques can be applied in any combi- logic. This problem is also referred to as the Simultaneous nation. A generic example of each combination of termina- Switching Output (SSO) problem. tion methods appears in Figure 43. Ground bounce is primarily due to current changes in the Double Parallel Terminated Unterminated combined inductance of ground pins, bond wires, and V V TT TT Z=50 ground metallization. The IC internal ground level deviates Z=50 from the external system ground level for a short duration (a V REF few nanoseconds) after multiple outputs change state Unterminated Output Driving Series Terminated Output Driving a Parallel Terminated Input a Parallel Terminated Input simultaneously. V TT V TT Ground bounce affects stable Low outputs and all inputs Z=50 Z=50 because they interpret the incoming signal by comparing it V V REF REF to the internal ground. If the ground bounce amplitude Series-Parallel Terminated Output Driving a Parallel Terminated Input exceeds the actual instantaneous noise margin, then a V V TT TT Series Terminated Output non-changing input can be interpreted as a short pulse with Z=50 Z=50 a polarity opposite to the ground bounce. V REF V REF x133_07_111699 Table 21 provides guidelines for the maximum number of Figure 43: Overview of Standard Input and Output simultaneously switching outputs allowed per output Termination Methods power/ground pair to avoid the effects of ground bounce. See Table 22 for the number of effective output power/ground pairs for each Virtex-E device and package combination. Table 21: Guidelines for Max Number of Simultaneously Switching Outputs per Power/Ground Pair Package Standard BGA, CS, FGA HQ PQ, TQ LVTTL Slow Slew Rate, 2 mA drive 68 49 36 LVTTL Slow Slew Rate, 4 mA drive 41 31 20 LVTTL Slow Slew Rate, 6 mA drive 29 22 15 LVTTL Slow Slew Rate, 8 mA drive 22 17 12 LVTTL Slow Slew Rate, 12 mA drive 17 12 9 LVTTL Slow Slew Rate, 16 mA drive 14 10 7 LVTTL Slow Slew Rate, 24 mA drive 9 7 5 LVTTL Fast Slew Rate, 2 mA drive 40 29 21 LVTTL Fast Slew Rate, 4 mA drive 24 18 12 LVTTL Fast Slew Rate, 6 mA drive 17 13 9 LVTTL Fast Slew Rate, 8 mA drive 13 10 7 LVTTL Fast Slew Rate, 12 mA drive 10 7 5 LVTTL Fast Slew Rate, 16 mA drive 8 6 4 LVTTL Fast Slew Rate, 24 mA drive 5 4 3 LVCMOS 10 7 5 PCI 8 6 4 GTL 4 4 4 GTL+ 4 4 4 DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 39 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 21: Guidelines for Max Number of Simultaneously Switching Outputs per Power/Ground Pair (Continued) Package Standard BGA, CS, FGA HQ PQ, TQ HSTL Class I 18 13 9 HSTL Class III 9 7 5 HSTL Class IV 5 4 3 SSTL2 Class I 15 11 8 SSTL2 Class II 10 7 5 SSTL3 Class I 11 8 6 SSTL3 Class II 7 5 4 CTT 14 10 7 AGP 9 7 5 Note: This analysis assumes a 35 pF load for each output. Table 22: Virtex-E Equivalent Power/Ground Pairs Pkg/Part XCV100E XCV200E XCV300E XCV400E XCV600E XCV1000E XCV1600E XCV2000E CS144 12 12 PQ240 20 202020 HQ240 20 20 BG352 20 32 32 BG432 32 40 40 BG560 40 40 56 58 60 (1) FG256 20 24 24 FG456 40 40 FG676 54 56 (2) FG680 46 56 56 56 FG860 58 60 64 FG900 56 58 60 FG1156 96 104 120 Notes: 1. Virtex-E devices in FG256 packages have more V than Virtex series devices. CCO 2. FG680 numbers are preliminary. Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 40 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays GTL+ Application Examples A sample circuit illustrating a valid termination technique for Creating a design with the SelectI/O features requires the GTL+ appears in Figure 45. DC voltage specifications instantiation of the desired library symbol within the design appear in Table 24. code. At the board level, designers need to know the termi- nation techniques required for each I/O standard. GTL+ This section describes some common application examples V = 1.5V V = 1.5V TT TT illustrating the termination techniques recommended by each of the standards supported by the SelectI/O features. 50Ω 50Ω V = N/A CCO Termination Examples Z = 50 V = 1.0V Circuit examples involving typical termination techniques for REF each of the SelectI/O standards follow. For a full range of x133_09_012400 accepted values for the DC voltage specifications for each Figure 45: Terminated GTL+ standard, refer to the table associated with each figure. The resistors used in each termination technique example Table 24: GTL+ Voltage Specifications and the transmission lines depicted represent board level Parameter Min Typ Max components and are not meant to represent components on the device. V -- - CCO GTL 1 V = N × V 0.88 1.0 1.12 REF TT A sample circuit illustrating a valid termination technique for V 1.35 1.5 1.65 TT GTL is shown in Figure 44. V = V + 0.1 0.98 1.1 - IH REF V = V – 0.1 - 0.9 1.02 IL REF GTL V -- - OH V = 1.2V V = 1.2V TT TT V 0.3 0.45 0.6 OL 50Ω 50Ω V = N/A CCO I at V (mA) - - - Z = 50 OH OH V = 0.8V I at V (mA) at 0.6V 36 - - REF OL OL x133_08_111699 I at V (mA) at 0.3V - - 48 OL OL Figure 44: Terminated GTL Notes: Table 23 lists DC voltage specifications. 1. N must be greater than or equal to 0.653 and less than or equal to 0.68. Table 23: GTL Voltage Specifications Parameter Min Typ Max V -N/A - CCO 1 V = N × V 0.74 0.8 0.86 REF TT V 1.14 1.2 1.26 TT V = V + 0.05 0.79 0.85 - IH REF V = V – 0.05 - 0.75 0.81 IL REF V -- - OH V -0.2 0.4 OL I at V (mA) -- - OH OH I at V (mA) at 0.4V 32 - - OL OL I at V (mA) at 0.2V - - 40 OL OL Notes: 1. N must be greater than or equal to 0.653 and less than or equal to 0.68. DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 41 R Virtex™-E 1.8 V Field Programmable Gate Arrays HSTL HSTL Class III A sample circuit illustrating a valid termination technique for HSTL_I appears in Figure 46. A sample circuit illustrating a V = 1.5V valid termination technique for HSTL_III appears in TT V = 1.5V CCO Figure 47. 50Ω Z = 50 Table 25: HSTL Class I Voltage Specification V = 0.9V REF Parameter Min Typ Max x133_11_111699 V 1.40 1.50 1.60 Figure 47: Terminated HSTL Class III CCO V 0.68 0.75 0.90 REF A sample circuit illustrating a valid termination technique for V -V × 0.5 - HSTL_IV appears in Figure 48. TT CCO V V + 0.1 - - IH REF Table 27: HSTL Class IV Voltage Specification V -- V – 0.1 IL REF Parameter Min Typ Max V V – 0.4 - - OH CCO V 1.40 1.50 1.60 CCO V 0.4 OL V -0.90 - REF I at V (mA) −8- - OH OH V -V - TT CCO I at V (mA) 8 - - OL OL V V + 0.1 - - IH REF V -- V – 0.1 IL REF HSTL Class I V V – 0.4 - - OH CCO V -- 0.4 V = 0.75V OL TT V = 1.5V CCO I at V (mA) −8- - 50Ω OH OH Z = 50 I at V (mA) 48 - - OL OL V = 0.75V REF Note: Per EIA/JESD8-6, “The value of V is to be selected REF x133_10_111699 by the user to provide optimum noise margin in the use Figure 46: Terminated HSTL Class I conditions specified by the user. Table 26: HSTL Class III Voltage Specification HSTL Class IV Parameter Min Typ Max V = 1.5V V = 1.5V TT TT V = 1.5V V 1.40 1.50 1.60 CCO CCO 50Ω 50Ω (1) V -0.90 - REF Z = 50 V -V - V = 0.9V TT CCO REF x133_12_111699 V V + 0.1 - - IH REF Figure 48: Terminated HSTL Class IV V -- V – 0.1 IL REF V V – 0.4 - - OH CCO V -- 0.4 OL I at V (mA) −8- - OH OH I at V (mA) 24 - - OL OL Note: Per EIA/JESD8-6, “The value of V is to be selected REF by the user to provide optimum noise margin in the use conditions specified by the user.” Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 42 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays SSTL3_I Table 29: SSTL3_II Voltage Specifications A sample circuit illustrating a valid termination technique for SSTL3_I appears in Figure 49. DC voltage specifications Parameter Min Typ Max appear in Table 28. V 3.0 3.3 3.6 CCO V = 0.45 × V 1.3 1.5 1.7 REF CCO SSTL3 Class I V = V 1.3 1.5 1.7 TT REF V = 1.5V TT V = 3.3V CCO (1) V = V + 0.2 1.5 1.7 3.9 IH REF 50Ω 25Ω (2) V = V – 0.2 −0.3 1.3 1.5 Z = 50 IL REF V = 1.5V REF V = V + 0.8 2.1 - - OH REF x133_13_111699 V = V – 0.8 - - 0.9 OL REF Figure 49: Terminated SSTL3 Class I I at V (mA) −16 - - OH OH I at V (mA) 16 - - Table 28: SSTL3_I Voltage Specifications OL OL Notes: Parameter Min Typ Max 1. V maximum is V + 0.3 IH CCO V 3.0 3.3 3.6 2. V minimum does not conform to the formula CCO IL V = 0.45 × V 1.3 1.5 1.7 REF CCO SSTL2_I V = V 1.3 1.5 1.7 TT REF A sample circuit illustrating a valid termination technique for (1) SSTL2_I appears in Figure 51. DC voltage specifications V = V + 0.2 1.5 1.7 3.9 IH REF appear in Table 30. (2) V = V – 0.2 −0.3 1.3 1.5 IL REF SSTL2 Class I V = V + 0.6 1.9 - - OH REF V = 1.25V TT V = 2.5V V = V – 0.6 - - 1.1 CCO OL REF 50Ω I at V (mA) −8- - OH OH 25Ω Z = 50 I at V (mA) 8 - - OL OL V = 1.25V REF Notes: xap133_15_011000 1. V maximum is V + 0.3 IH CCO Figure 51: Terminated SSTL2 Class I 2. V minimum does not conform to the formula IL SSTL3_II Table 30: SSTL2_I Voltage Specifications A sample circuit illustrating a valid termination technique for Parameter Min Typ Max SSTL3_II appears in Figure 50. DC voltage specifications V 2.3 2.5 2.7 CCO appear in Table 29. V = 0.5 × V 1.15 1.25 1.35 REF CCO (1) V = V + N 1.11 1.25 1.39 SSTL3 Class II TT REF (2) V = 1.5V V = 1.5V V = V + 0.18 1.33 1.43 3.0 TT TT IH REF V = 3.3V CCO (3) V = V – 0.18 −0.3 1.07 1.17 50Ω 50Ω IL REF 25Ω Z = 50 V = V + 0.61 1.76 - - OH REF V = 1.5V REF V = V – 0.61 - - 0.74 OL REF x133_14_111699 Figure 50: Terminated SSTL3 Class II I at V (mA) −7.6 - - OH OH I at V (mA) 7.6 - - OL OL Notes: 1. N must be greater than or equal to -0.04 and less than or equal to 0.04. 2. V maximum is V + 0.3. IH CCO 3. V minimum does not conform to the formula. IL DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 43 R Virtex™-E 1.8 V Field Programmable Gate Arrays SSTL2_II Table 32: CTT Voltage Specifications A sample circuit illustrating a valid termination technique for Parameter Min Typ Max SSTL2_II appears in Figure 52. DC voltage specifications appear in Table 31. (1) V 2.05 3.3 3.6 CCO V 1.351.51.65 REF SSTL2 Class II V 1.351.51.65 TT V = 1.25V V = 1.25V TT TT V = 2.5V CCO V = V + 0.2 1.55 1.7 - IH REF 50Ω 50Ω 25Ω V = V – 0.2 - 1.3 1.45 Z = 50 IL REF V = 1.25V REF V = V + 0.4 1.75 1.9 - OH REF x133_16_111699 V = V – 0.4 - 1.1 1.25 OL REF Figure 52: Terminated SSTL2 Class II I at V (mA) −8- - OH OH Table 31: SSTL2_II Voltage Specifications I at V (mA) 8 - - OL OL Parameter Min Typ Max Notes: 1. Timing delays are calculated based on V min of 3.0V. V 2.3 2.5 2.7 CCO CCO V = 0.5 × V 1.15 1.25 1.35 REF CCO PCI33_3 & PCI66_3 (1) V = V + N 1.11 1.25 1.39 TT REF PCI33_3 or PCI66_3 require no termination. DC voltage (2) V = V + 0.18 1.33 1.43 3.0 IH REF specifications appear in Table 33. (3) V = V – 0.18 −0.3 1.07 1.17 IL REF Table 33: PCI33_3 and PCI66_3 Voltage Specifications V = V + 0.8 1.95 - - OH REF Parameter Min Typ Max V = V – 0.8 - - 0.55 OL REF V 3.0 3.3 3.6 CCO I at V (mA) −15.2 - - OH OH V --- REF I at V (mA) 15.2 - - OL OL V --- TT Notes: 1. N must be greater than or equal to -0.04 and less than or V = 0.5 × V 1.5 1.65 V +0.5 IH CCO CCO equal to 0.04. 2. V maximum is V + 0.3. IH CCO V = 0.3 × V −0.5 0.99 1.08 IL CCO 3. V minimum does not conform to the formula. IL V = 0.9 × V 2.7 - - OH CCO CTT V = 0.1 × V - - 0.36 OL CCO A sample circuit illustrating a valid termination technique for I at V (mA) Note 1 - - OH OH CTT appear in Figure 53. DC voltage specifications appear I at V (mA) Note 1 - - in Table 32. OL OL Notes: 1. Tested according to the relevant specification. CTT V = 1.5V TT V = 3.3V CCO 50Ω Z = 50 V = 1.5V REF x133_17_111699 Figure 53: Terminated CTT Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 44 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays LVTTL LVCMOS18 LVTTL requires no termination. DC voltage specifications LVCMOS18 does not require termination. Table 36 lists DC appears in Table 34. voltage specifications. Table 34: LVTTL Voltage Specifications Table 36: LVCMOS18 Voltage Specifications Parameter Min Typ Max Parameter Min Typ Max V 3.0 3.3 3.6 V 1.70 1.80 1.90 CCO CCO V --- V -- - REF REF V --- V -- - TT TT V 2.0-3.6 V 0.65 x V -1.95 IH IH CCO V −0.5 - 0.8 V – 0.5 - 0.2 x V IL IL CCO V 2.4-- V V – 0.4 - - OH OH CCO V -- 0.4 V -- 0.4 OL OL I at V (mA) −24 - - I at V (mA) –8 - - OH OH OH OH I at V (mA) 24 - - I at V (mA) 8 - - OL OL OL OL Notes: 1. Note: V and V for lower drive currents sample tested. AGP-2X OL OH The specification for the AGP-2X standard does not docu- LVCMOS2 ment a recommended termination technique. DC voltage specifications appear in Table 37. LVCMOS2 requires no termination. DC voltage specifica- tions appear in Table 35. Table 37: AGP-2X Voltage Specifications Parameter Min Typ Max Table 35: LVCMOS2 Voltage Specifications V 3.0 3.3 3.6 CCO Parameter Min Typ Max (1) V = N × V 1.17 1.32 1.48 REF CCO V 2.3 2.5 2.7 CCO V --- TT V --- REF V = V + 0.2 1.37 1.52 - IH REF V --- TT V = V – 0.2 - 1.12 1.28 IL REF V 1.7-3.6 IH V = 0.9 × V 2.7 3.0 - OH CCO V −0.5 - 0.7 IL V = 0.1 × V - 0.33 0.36 OL CCO V 1.9-- OH I at V (mA) Note 2 - - OH OH V -- 0.4 OL I at V (mA) Note 2 - - OL OL I at V (mA) −12 - - OH OH Notes: I at V (mA) 12 - - OL OL 1. N must be greater than or equal to 0.39 and less than or equal to 0.41. 2. Tested according to the relevant specification. DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 45 R Virtex™-E 1.8 V Field Programmable Gate Arrays LVDS LVPECL Depending on whether the device is transmitting or receiv- Depending on whether the device is transmitting an LVDS ing an LVPECL signal, two different circuits are used for signal or receiving an LVDS signal, there are two different LVPECL termination. A sample circuit illustrating a valid ter- circuits used for LVDS termination. A sample circuit illustrat- mination technique for transmitting LVPECL signals ing a valid termination technique for transmitting LVDS sig- appears in Figure 56. A sample circuit illustrating a valid ter- nals appears in Figure 54. A sample circuit illustrating a mination for receiving LVPECL signals appears in valid termination for receiving LVDS signals appears in Figure 57. Table 39 lists DC voltage specifications. Further Figure 55. Table 38 lists DC voltage specifications. Further information on the specific termination resistor packs shown information on the specific termination resistor packs shown can be found on Table 40. can be found on Table 40. Table 39: LVPECL Voltage Specifications 1/4 of Bourns Part Number Parameter Min Typ Max Virtex-E CAT16-LV4F12 FPGA R S Z0 = 50Ω Q V 3.0 3.3 3.6 CCO to LVDS Receiver 2.5V 165 R V -- - DATA DIV REF 140 Transmit R S Z0 = 50Ω to LVDS Receiver V -- - TT Q 165 V = 2.5V V 1.49 - 2.72 CCO IH LVDS Output x133_19_122799 V 0.86 - 2.125 IL Figure 54: Transmitting LVDS Signal Circuit V 1.8 - - OH V - - 1.57 OL VIRTEX-E FPGA Notes: Z = 50Ω 0 Q LVDS_IN 1. For more detailed information, see LVPECL DC + from Specifications R LVDS T DATA Driver 100Ω Receive – Z = 50Ω 0 1/4 of Bourns Q LVDS_IN Part Number Virtex-E CAT16-PC4F12 FPGA R S Z0 = 50Ω Q LVPECL_OUT x133_29_122799 to LVPECL Receiver 3.3V 100 R DIV DATA Figure 55: Receiving LVDS Signal Circuit 187 Transmit R S Z = 50Ω 0 to LVPECL Receiver Q 100 LVPECL_OUT Table 38: LVDS Voltage Specifications Parameter Min Typ Max x133_20_122799 Figure 56: Transmitting LVPECL Signal Circuit V 2.375 2.5 2.625 CCO (2) V 0.2 1.25 2.2 ICM VIRTEX-E FPGA (1) Z = 50Ω 0 V 1.125 1.25 1.375 Q LVPECL_IN OCM + (1) from R V 0.1 0.35 - T DATA IDIFF LVPECL 100Ω Receive Driver – Z = 50Ω 0 (1) V 0.25 0.35 0.45 ODIFF Q LVPECL_IN (1) V 1.25 - - OH x133_21_122799 (1) V - - 1.25 OL Figure 57: Receiving LVPECL Signal Circuit Notes: 1. Measured with a 100 Ω resistor across Q and Q. 2. Measured with a differential input voltage = +/− 350 mV. Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 46 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Termination Resistor Packs Creating LVDS Global Clock Input Buffers Resistor packs are available with the values and the config- Global clock input buffers can be combined with adjacent uration required for LVDS and LVPECL termination from IOBs to form LVDS clock input buffers. P-side is the GCLK- Bourns, Inc., as listed in Table. For pricing and availability, PAD location; N-side is the adjacent IO_LVDS_DLL site. please contact Bourns directly at http://www.bourns.com. Table 41: Global Clock Input Buffer Pair Locations Table 40: Bourns LVDS/LVPECL Resistor Packs GCLK 3 GCLK 2 GCLK 1 GCLK 0 Term. Pairs/ Pkg PN P N P N P N Part Number I/O Standard for: Pack Pins CS144 A6 C6 A7 B7 M7 M6 K7 N8 CAT16−LV2F6 LVDS Driver 2 8 PQ240 P213 P215 P210 P209 P89 P87 P92 P93 CAT16−LV4F12 LVDS Driver 4 16 HQ240 P213 P215 P210 P209 P89 P87 P92 P93 CAT16−PC2F6 LVPECL Driver 2 8 BG352 D14 A15 B14 A13 AF14 AD14 AE13 AC13 CAT16−PC4F12 LVPECL Driver 4 16 BG432 D17 C17 A16 B16 AK16 AL17 AL16 AH15 CAT16−PT2F2 LVDS/LVPECL Receiver 2 8 BG560 A17 C18 D17 E17 AJ17 AM18 AL17 AM17 CAT16−PT4F4 LVDS/LVPECL Receiver 4 16 FG256 B8 A7 C9 A8 R8 T8 N8 N9 FG456 C11 B11 A11 D11 Yll AA11 W12 U12 LVDS Design Guide FG676 E13 B13 C13 F14 AB13 AF13 AA14 AC14 The SelectI/O library elements have been expanded for Vir- FG680 A20 C22 D21 A19 AU22 AT22 AW19 AT21 tex-E devices to include new LVDS variants. At this time all of the cells might not be included in the Synthesis libraries. FG860 C22 A22 B22 D22 AY22 AW21 BA22 AW20 The 2.1i-Service Pack 2 update for Alliance and Foundation FG900 C15 A15 E15 E16 AK16 AH16 AJ16 AF16 software includes these cells in the VHDL and Verilog librar- ies. It is necessary to combine these cells to create the FG1156 E17 C17 D17 J18 Al19 AL17 AH18 AM18 P-side (positive) and N-side (negative) as described in the input, output, 3-state and bidirectional sections. HDL Instantiation IBUF_LVDS OBUF_LVDS IOBUF_LVDS Only one global clock input buffer is required to be instanti- T ated in the design and placed on the correct GCLKPAD I O I O I IO location. The N-side of the buffer is reserved and no other IOB is allowed to be placed on this location. IBUFG_LVDS OBUFT_LVDS T O In the physical device, a configuration option is enabled that I O I O routes the pad wire to the differential input buffer located in the GCLKIOB. The output of this buffer then drives the out- x133_22_122299 put of the GCLKIOB cell. In EPIC it appears that the second Figure 58: LVDS elements buffer is unused. Any attempt to use this location for another purpose leads to a DRC error in the software. VHDL Instantiation gclk0_p : IBUFG_LVDS port map (I=>clk_external, O=>clk_internal); Verilog Instantiation IBUFG_LVDS gclk0_p (.I(clk_external), .O(clk_internal)); Location constraints All LVDS buffers must be explicitly placed on a device. For the global clock input buffers this can be done with the fol- lowing constraint in the .ucf or .ncf file. NET clk_external LOC = GCLKPAD3; GCLKPAD3 can also be replaced with the package pin name such as D17 for the BG432 package. DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 47 R Virtex™-E 1.8 V Field Programmable Gate Arrays Verilog Instantiation Optional N-side IBUF_LVDS data0_p (.I(data[0]), Some designers might prefer to also instantiate the N-side .O(data_int[0])); buffer for the global clock buffer. This allows the top-level net list to include net connections for both PCB layout and sys- Location Constraints tem-level integration. In this case, only the output P-side All LVDS buffers must be explicitly placed on a device. For IBUFG connection has a net connected to it. Since the the input buffers this can be done with the following con- N-side IBUFG does not have a connection in the EDIF net straint in the .ucf or .ncf file. list, it is trimmed from the design in MAP. NET data<0> LOC = D28; # IO_L0P VHDL Instantiation Optional N-side gclk0_p : IBUFG_LVDS port map (I=>clk_p_external, O=>clk_internal); Some designers might prefer to also instantiate the N-side buffer for the input buffer. This allows the top-level net list to gclk0_n : IBUFG_LVDS port map include net connections for both PCB layout and sys- (I=>clk_n_external, O=>clk_internal); tem-level integration. In this case, only the output P-side Verilog Instantiation IBUF connection has a net connected to it. Since the N-side IBUF does not have a connection in the EDIF net list, it is IBUFG_LVDS gclk0_p (.I(clk_p_external), trimmed from the design in MAP. .O(clk_internal)); VHDL Instantiation IBUFG_LVDS gclk0_n (.I(clk_n_external), data0_p : IBUF_LVDS port map .O(clk_internal)); (I=>data_p(0), O=>data_int(0)); Location Constraints data0_n : IBUF_LVDS port map All LVDS buffers must be explicitly placed on a device. For (I=>data_n(0), O=>open); the global clock input buffers this can be done with the fol- Verilog Instantiation lowing constraint in the .ucf or .ncf file. IBUF_LVDS data0_p (.I(data_p[0]), NET clk_p_external LOC = GCLKPAD3; .O(data_int[0])); NET clk_n_external LOC = C17; IBUF_LVDS data0_n (.I(data_n[0]), .O()); GCLKPAD3 can also be replaced with the package pin Location Constraints name, such as D17 for the BG432 package. All LVDS buffers must be explicitly placed on a device. For Creating LVDS Input Buffers the global clock input buffers this can be done with the fol- lowing constraint in the .ucf or .ncf file. An LVDS input buffer can be placed in a wide number of IOB locations. The exact location is dependent on the package NET data_p<0> LOC = D28; # IO_L0P that is used. The Virtex-E package information lists the pos- NET data_n<0> LOC = B29; # IO_L0N sible locations as IO_L#P for the P-side and IO_L#N for the N-side where # is the pair number. Adding an Input Register HDL Instantiation All LVDS buffers can have an input register in the IOB. The input register is in the P-side IOB only. All the normal IOB Only one input buffer is required to be instantiated in the register options are available (FD, FDE, FDC, FDCE, FDP, design and placed on the correct IO_L#P location. The FDPE, FDR, FDRE, FDS, FDSE, LD, LDE, LDC, LDCE, N-side of the buffer is reserved and no other IOB is allowed LDP, LDPE). The register elements can be inferred or to be placed on this location. In the physical device, a con- explicitly instantiated in the HDL code. figuration option is enabled that routes the pad wire from the IO_L#N IOB to the differential input buffer located in the The register elements can be packed in the IOB using the IO_L#P IOB. The output of this buffer then drives the output IOB property to TRUE on the register or by using the “map of the IO_L#P cell or the input register in the IO_L#P IOB. In -pr [i|o|b]” where “i” is inputs only, “o” is outputs only and “b” EPIC it appears that the second buffer is unused. Any is both inputs and outputs. attempt to use this location for another purpose leads to a To improve design coding times VHDL and Verilog synthesis DRC error in the software. macro libraries available to explicitly create these structures. VHDL Instantiation The input library macros are listed in Table 42. The I and IB inputs to the macros are the external net connections. data0_p : IBUF_LVDS port map (I=>data(0), O=>data_int(0)); Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 48 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Verilog Instantiation Table 42: Input Library Macros OBUF_LVDS data0_p (.I(data_int[0]), Name Inputs Outputs .O(data_p[0])); IBUFDS_FD_LVDS I, IB, C Q INV data0_inv (.I(data_int[0], IBUFDS_FDE_LVDS I, IB, CE, C Q .O(data_n_int[0]); IBUFDS_FDC_LVDS I, IB, C, CLR Q OBUF_LVDS data0_n (.I(data_n_int[0]), .O(data_n[0])); IBUFDS_FDCE_LVDS I, IB, CE, C, CLR Q Location Constraints IBUFDS_FDP_LVDS I, IB, C, PRE Q All LVDS buffers must be explicitly placed on a device. For IBUFDS_FDPE_LVDS I, IB, CE, C, PRE Q the output buffers this can be done with the following con- IBUFDS_FDR_LVDS I, IB, C, R Q straint in the .ucf or .ncf file. IBUFDS_FDRE_LVDS I, IB, CE, C, R Q NET data_p<0> LOC = D28; # IO_L0P IBUFDS_FDS_LVDS I, IB, C, S Q NET data_n<0> LOC = B29; # IO_L0N IBUFDS_FDSE_LVDS I, IB, CE, C, S Q Synchronous vs. Asynchronous Outputs If the outputs are synchronous (registered in the IOB) then IBUFDS_LD_LVDS I, IB, G Q any IO_L#P|N pair can be used. If the outputs are asynchro- IBUFDS_LDE_LVDS I, IB, GE, G Q nous (no output register), then they must use one of the pairs that are part of the same IOB group at the end of a IBUFDS_LDC_LVDS I, IB, G, CLR Q ROW or COLUMN in the device. IBUFDS_LDCE_LVDS I, IB, GE, G, CLR Q The LVDS pairs that can be used as asynchronous outputs IBUFDS_LDP_LVDS I, IB, G, PRE Q are listed in the Virtex-E pinout tables. Some pairs are marked as asynchronous-capable for all devices in that IBUFDS_LDPE_LVDS I, IB, GE, G, PRE Q package, and others are marked as available only for that device in the package. If the device size might change at Creating LVDS Output Buffers some point in the product lifetime, then only the common LVDS output buffers can be placed in a wide number of IOB pairs for all packages should be used. locations. The exact locations are dependent on the pack- Adding an Output Register age used. The Virtex-E package information lists the possi- ble locations as IO_L#P for the P-side and IO_L#N for the All LVDS buffers can have an output register in the IOB. The N-side, where # is the pair number. output registers must be in both the P-side and N-side IOBs. All the normal IOB register options are available (FD, FDE, HDL Instantiation FDC, FDCE, FDP, FDPE, FDR, FDRE, FDS, FDSE, LD, Both output buffers are required to be instantiated in the LDE, LDC, LDCE, LDP, LDPE). The register elements can design and placed on the correct IO_L#P and IO_L#N loca- be inferred or explicitly instantiated in the HDL code. tions. The IOB must have the same net source the following Special care must be taken to insure that the D pins of the pins, clock (C), set/reset (SR), output (O), output clock registers are inverted and that the INIT states of the regis- enable (OCE). In addition, the output (O) pins must be ters are opposite. The clock pin (C), clock enable (CE) and inverted with respect to each other, and if output registers set/reset (CLR/PRE or S/R) pins must connect to the same are used, the INIT states must be opposite values (one source. Failure to do this leads to a DRC error in the soft- HIGH and one LOW). Failure to follow these rules leads to ware. DRC errors in software. The register elements can be packed in the IOB using the VHDL Instantiation IOB property to TRUE on the register or by using the “map -pr [i|o|b]” where “i” is inputs only, “o” is outputs only and “b” data0_p : OBUF_LVDS port map is both inputs and outputs. (I=>data_int(0), O=>data_p(0)); To improve design coding times VHDL and Verilog synthe- data0_inv: INV port map sis macro libraries have been developed to explicitly create (I=>data_int(0), O=>data_n_int(0)); these structures. The output library macros are listed in data0_n : OBUF_LVDS port map Table 43. The O and OB inputs to the macros are the exter- (I=>data_n_int(0), O=>data_n(0)); nal net connections. DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 49 R Virtex™-E 1.8 V Field Programmable Gate Arrays VHDL Instantiation Table 43: Output Library Macros data0_p: OBUFT_LVDS port map (I=>data_int(0), T=>data_tri, Name Inputs Outputs O=>data_p(0)); OBUFDS_FD_LVDS D, C O, OB data0_inv: INV port map OBUFDS_FDE_LVDS DD, CE, C O, OB (I=>data_int(0), O=>data_n_int(0)); data0_n: OBUFT_LVDS port map OBUFDS_FDC_LVDS D, C, CLR O, OB (I=>data_n_int(0), T=>data_tri, OBUFDS_FDCE_LVDS D, CE, C, CLR O, OB O=>data_n(0)); OBUFDS_FDP_LVDS D, C, PRE O, OB Verilog Instantiation OBUFT_LVDS data0_p (.I(data_int[0]), OBUFDS_FDPE_LVDS D, CE, C, PRE O, OB .T(data_tri), .O(data_p[0])); OBUFDS_FDR_LVDS D, C, R O, OB INV data0_inv (.I(data_int[0], OBUFDS_FDRE_LVDS D, CE, C, R O, OB .O(data_n_int[0]); OBUFT_LVDS data0_n (.I(data_n_int[0]), OBUFDS_FDS_LVDS D, C, S O, OB .T(data_tri), .O(data_n[0])); OBUFDS_FDSE_LVDS D, CE, C, S O, OB Location Constraints OBUFDS_LD_LVDS D, G O, OB All LVDS buffers must be explicitly placed on a device. For the output buffers this can be done with the following con- OBUFDS_LDE_LVDS D, GE, G O, OB straint in the .ucf or .ncf file. OBUFDS_LDC_LVDS D, G, CLR O, OB NET data_p<0> LOC = D28; # IO_L0P OBUFDS_LDCE_LVDS D, GE, G, CLR O, OB NET data_n<0> LOC = B29; # IO_L0N OBUFDS_LDP_LVDS D, G, PRE O, OB Synchronous vs. Asynchronous 3-State Outputs OBUFDS_LDPE_LVDS D, GE, G, PRE O, OB If the outputs are synchronous (registered in the IOB), then any IO_L#P|N pair can be used. If the outputs are asynchro- nous (no output register), then they must use one of the Creating LVDS Output 3-State Buffers pairs that are part of the same IOB group at the end of a LVDS output 3-state buffers can be placed in a wide number ROW or COLUMN in the device. This applies for either the of IOB locations. The exact locations are dependent on the 3-state pin or the data out pin. package used. The Virtex-E package information lists the LVDS pairs that can be used as asynchronous outputs are possible locations as IO_L#P for the P-side and IO_L#N for listed in the Virtex-E pinout tables. Some pairs are marked the N-side, where # is the pair number. as “asynchronous capable” for all devices in that package, HDL Instantiation and others are marked as available only for that device in the package. If the device size might be changed at some Both output 3-state buffers are required to be instantiated in point in the product lifetime, then only the common pairs for the design and placed on the correct IO_L#P and IO_L#N all packages should be used. locations. The IOB must have the same net source the fol- lowing pins, clock (C), set/reset (SR), 3-state (T), 3-state Adding Output and 3-State Registers clock enable (TCE), output (O), output clock enable (OCE). All LVDS buffers can have an output register in the IOB. The In addition, the output (O) pins must be inverted with output registers must be in both the P-side and N-side IOBs. respect to each other, and if output registers are used, the All the normal IOB register options are available (FD, FDE, INIT states must be opposite values (one High and one FDC, FDCE, FDP, FDPE, FDR, FDRE, FDS, FDSE, LD, Low). If 3-state registers are used, they must be initialized to LDE, LDC, LDCE, LDP, LDPE). The register elements can the same state. Failure to follow these rules leads to DRC be inferred or explicitly instantiated in the HDL code. errors in the software. Special care must be taken to insure that the D pins of the registers are inverted and that the INIT states of the regis- ters are opposite. The 3-state (T), 3-state clock enable (CE), clock pin (C), output clock enable (CE) and set/reset (CLR/PRE or S/R) pins must connect to the same source. Failure to do this leads to a DRC error in the software. Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 50 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays The register elements can be packed in the IOB using the Location Constraints IOB property to TRUE on the register or by using the “map All LVDS buffers must be explicitly placed on a device. For -pr [i|o|b]” where “i” is inputs only, “o” is outputs only and “b” the output buffers this can be done with the following con- is both inputs and outputs. straint in the .ucf or .ncf file. To improve design coding times VHDL and Verilog synthe- NET data_p<0> LOC = D28; # IO_L0P sis macro libraries have been developed to explicitly create these structures. The input library macros are listed below. NET data_n<0> LOC = B29; # IO_L0N The 3-state is configured to be 3-stated at GSR and when Synchronous vs. Asynchronous Bidirectional the PRE,CLR,S or R is asserted and shares it's clock Buffers enable with the output register. If this is not desirable then the library can be updated by the user for the desired func- If the output side of the bidirectional buffers are synchro- tionality. The O and OB inputs to the macros are the exter- nous (registered in the IOB), then any IO_L#P|N pair can be nal net connections. used. If the output side of the bidirectional buffers are asyn- chronous (no output register), then they must use one of the Creating a LVDS Bidirectional Buffer pairs that is a part of the asynchronous LVDS IOB group. LVDS bidirectional buffers can be placed in a wide number This applies for either the 3-state pin or the data out pin. of IOB locations. The exact locations are dependent on the The LVDS pairs that can be used as asynchronous bidirec- package used. The Virtex-E package information lists the tional buffers are listed in the Virtex-E pinout tables. Some possible locations as IO_L#P for the P-side and IO_L#N for pairs are marked as asynchronous capable for all devices in the N-side, where # is the pair number. that package, and others are marked as available only for that device in the package. If the device size might change HDL Instantiation at some point in the product’s lifetime, then only the com- Both bidirectional buffers are required to be instantiated in mon pairs for all packages should be used. the design and placed on the correct IO_L#P and IO_L#N locations. The IOB must have the same net source the fol- Adding Output and 3-State Registers lowing pins, clock (C), set/reset (SR), 3-state (T), 3-state All LVDS buffers can have an output and input registers in clock enable (TCE), output (O), output clock enable (OCE). the IOB. The output registers must be in both the P-side and In addition, the output (O) pins must be inverted with N-side IOBs, the input register is only in the P-side. All the respect to each other, and if output registers are used, the normal IOB register options are available (FD, FDE, FDC, INIT states must be opposite values (one HIGH and one FDCE, FDP, FDPE, FDR, FDRE, FDS, FDSE, LD, LDE, LOW). If 3-state registers are used, they must be initialized LDC, LDCE, LDP, LDPE). The register elements can be to the same state. Failure to follow these rules leads to DRC inferred or explicitly instantiated in the HDL code. Special errors in the software. care must be taken to insure that the D pins of the registers VHDL Instantiation are inverted and that the INIT states of the registers are opposite. The 3-state (T), 3-state clock enable (CE), clock data0_p: IOBUF_LVDS port map pin (C), output clock enable (CE), and set/reset (CLR/PRE (I=>data_out(0), T=>data_tri, or S/R) pins must connect to the same source. Failure to do IO=>data_p(0), O=>data_int(0)); this leads to a DRC error in the software. data0_inv: INV port map The register elements can be packed in the IOB using the (I=>data_out(0), O=>data_n_out(0)); IOB property to TRUE on the register or by using the “map data0_n : IOBUF_LVDS port map -pr [i|o|b]” where “i” is inputs only, “o” is outputs only and “b” (I=>data_n_out(0), T=>data_tri, is both inputs and outputs. To improve design coding times IO=>data_n(0), O=>open); VHDL and Verilog synthesis macro libraries have been Verilog Instantiation developed to explicitly create these structures. The bidirec- tional I/O library macros are listed in Table 44. The 3-state is IOBUF_LVDS data0_p(.I(data_out[0]), configured to be 3-stated at GSR and when the PRE,CLR,S .T(data_tri), .IO(data_p[0]), or R is asserted and shares its clock enable with the output .O(data_int[0]); and input register. If this is not desirable then the library can INV data0_inv (.I(data_out[0], be updated be the user for the desired functionality. The I/O .O(data_n_out[0]); and IOB inputs to the macros are the external net connec- IOBUF_LVDS tions. data0_n(.I(data_n_out[0]),.T(data_tri),. IO(data_n[0]).O()); DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 51 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 44: Bidirectional I/O Library Macros Name Inputs Bidirectional Outputs IOBUFDS_FD_LVDS D, T, C IO, IOB Q IOBUFDS_FDE_LVDS D, T, CE, C IO, IOB Q IOBUFDS_FDC_LVDS D, T, C, CLR IO, IOB Q IOBUFDS_FDCE_LVDS D, T, CE, C, CLR IO, IOB Q IOBUFDS_FDP_LVDS D, T, C, PRE IO, IOB Q IOBUFDS_FDPE_LVDS D, T, CE, C, PRE IO, IOB Q IOBUFDS_FDR_LVDS D, T, C, R IO, IOB Q IOBUFDS_FDRE_LVDS D, T, CE, C, R IO, IOB Q IOBUFDS_FDS_LVDS D, T, C, S IO, IOB Q IOBUFDS_FDSE_LVDS D, T, CE, C, S IO, IOB Q IOBUFDS_LD_LVDS D, T, G IO, IOB Q IOBUFDS_LDE_LVDS D, T, GE, G IO, IOB Q IOBUFDS_LDC_LVDS D, T, G, CLR IO, IOB Q IOBUFDS_LDCE_LVDS D, T, GE, G, CLR IO, IOB Q IOBUFDS_LDP_LVDS D, T, G, PRE IO, IOB Q IOBUFDS_LDPE_LVDS D, T, GE, G, PRE IO, IOB Q Revision History The following table shows the revision history for this document. Date Version Revision 12/7/99 1.0 Initial Xilinx release. 1/10/00 1.1 Re-released with spd.txt v. 1.18, FG860/900/1156 package information, and additional DLL, Select RAM and SelectI/O information. 1/28/00 1.2 Added Delay Measurement Methodology table, updated SelectI/O section, Figures 30, 54, & 55, text explaining Table 5, T values, buffered Hex Line info, p. 8, I/O Timing BYP Measurement notes, notes for Tables 15, 16, and corrected F1156 pinout table footnote references. 2/29/00 1.3 Updated pinout tables, V page 20, and corrected Figure 20. CC 5/23/00 1.4 Correction to table on p. 22. 7/10/00 1.5  Numerous minor edits.  Data sheet upgraded to Preliminary.  Preview -8 numbers added to Virtex-E Electrical Characteristics tables. 8/1/00 1.6  Reformatted entire document to follow new style guidelines.  Changed speed grade values in tables on pages 35-37. Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 52 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Date Version Revision 9/20/00 1.7  Min values added to Virtex-E Electrical Characteristics tables.  XCV2600E and XCV3200E numbers added to Virtex-E Electrical Characteristics tables (Module 3).  Corrected user I/O count for XCV100E device in Table 1 (Module 1).  Changed several pins to “No Connect in the XCV100E“ and removed duplicate V CCINT pins in Table ~ (Module 4).  Changed pin J10 to “No connect in XCV600E” in Table 74 (Module 4).  Changed pin J30 to “VREF option only in the XCV600E” in Table 74 (Module 4).  Corrected pair 18 in Table 75 (Module 4) to be “AO in the XCV1000E, XCV1600E“. 11/20/00 1.8  Upgraded speed grade -8 numbers in Virtex-E Electrical Characteristics tables to Preliminary.  Updated minimums in Table 13 and added notes to Table 14.  Added to note 2 to Absolute Maximum Ratings.  Changed speed grade -8 numbers for T , T , T , and T . SHCKO32 REG BCCS ICKOF  Changed all minimum hold times to –0.4 under Global Clock Set-Up and Hold for LVTTL Standard, with DLL.  Revised maximum T in -6 speed grade for DLL Timing Parameters. DLLPW  Changed GCLK0 to BA22 for FG860 package in Table 46. 2/12/01 1.9  Revised footnote for Table 14.  Added numbers to Virtex-E Electrical Characteristics tables for XCV1000E and XCV2000E devices.  Updated Table 27 and Table 78 to include values for XCV400E and XCV600E devices.  Revised Table 62 to include pinout information for the XCV400E and XCV600E devices in the BG560 package.  Updated footnotes 1 and 2 for Table 76 to include XCV2600E and XCV3200E devices. 4/02/01 2.0  Updated numerous values in Virtex-E Switching Characteristics tables.  Converted data sheet to modularized format. See the Virtex-E Data Sheet section. 4/19/01 2.1  Modified Figure 30 "DLL Generation of 4x Clock in Virtex-E Devices." 07/23/01 2.2  Made minor edits to text under Configuration.  Added CLB column locations for XCV2600E anbd XCV3200E devices in Table 3. 11/09/01 2.3  Added warning under Configuration section that attempting to load an incorrect bitstream causes configuration to fail and can damage the device. 07/17/02 2.4  Data sheet designation upgraded from Preliminary to Production. 09/10/02 2.5  Added clarification to the Input/Output Block, Configuration, Boundary-Scan Mode, and Block SelectRAM sections. Revised Figure 18, Table 11, and Table 36. 11/19/02 2.6  Added clarification in the Boundary Scan section.  Removed last sentence regarding deactivation of duty-cycle correction in Duty Cycle Correction Property section. 06/15/04 2.6.1  Updated clickable web addresses. DS022-2 (v2.6.1) June 15, 2004 www.xilinx.com Module 2 of 4 Production Product Specification 1-800-255-7778 53 R Virtex™-E 1.8 V Field Programmable Gate Arrays Virtex-E Data Sheet The Virtex-E Data Sheet contains the following modules:  DS022-1, Virtex-E 1.8V FPGAs:  DS022-3, Virtex-E 1.8V FPGAs: Introduction and Ordering Information (Module 1) DC and Switching Characteristics (Module 3)  DS022-2, Virtex-E 1.8V FPGAs:  DS022-4, Virtex-E 1.8V FPGAs: Functional Description (Module 2) Pinout Tables (Module 4) Module 2 of 4 www.xilinx.com DS022-2 (v2.6.1) June 15, 2004 54 1-800-255-7778 Production Product Specification 0 R Virtex™-E 1.8 V Field Programmable Gate Arrays 00 DS022-3 (v2.9.2) March 14, 2003 Production Product Specification Virtex-E Electrical Characteristics Definition of Terms Electrical and switching characteristics are specified on a Table 1 correlates the current status of each Virtex-E device per-speed-grade basis and can be designated as Advance, with a corresponding speed file designation. Preliminary, or Production. Each designation is defined as Table 1: Virtex-E Device Speed Grade Designations follows: Speed Grade Designations Advance: These speed files are based on simulations only and are typically available soon after device design specifi- Device Advance Preliminary Production cations are frozen. Although speed grades with this desig- XCV50E –8, –7, –6 nation are considered relatively stable and conservative, some under-reporting might still occur. XCV100E –8, –7, –6 Preliminary: These speed files are based on complete ES XCV200E –8, –7, –6 (engineering sample) silicon characterization. Devices and XCV300E –8, –7, –6 speed grades with this designation are intended to give a better indication of the expected performance of production XCV400E –8, –7, –6 silicon. The probability of under-reporting delays is greatly XCV600E –8, –7, –6 reduced as compared to Advance data. Production: These speed files are released once enough XCV1000E –8, –7, –6 production silicon of a particular device family member has XCV1600E –8, –7, –6 been characterized to provide full correlation between speed files and devices over numerous production lots. XCV2000E –8, –7, –6 There is no under-reporting of delays, and customers XCV2600E –8, –7, –6 receive formal notification of any subsequent changes. Typ- ically, the slowest speed grades transition to Production XCV3200E –8, –7, –6 before faster speed grades. All specifications are subject to change without notice. All specifications are representative of worst-case supply voltage and junction temperature conditions. The parame- ters included are common to popular designs and typical applications. Contact the factory for design considerations requiring more detailed information. © 2000-2003 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice. DS022-3 (v2.9.2) March 14, 2003 www.xilinx.com Module 3 of 4 Production Product Specification 1-800-255-7778 1 R Virtex™-E 1.8 V Field Programmable Gate Arrays DC Characteristics Absolute Maximum Ratings (1) Symbol Description Units V Internal Supply voltage relative to GND –0.5 to 2.0 V CCINT V Supply voltage relative to GND –0.5 to 4.0 V CCO V Input Reference Voltage –0.5 to 4.0 V REF (3) V Input voltage relative to GND –0.5 to V +0.5 V IN CCO V Voltage applied to 3-state output –0.5 to 4.0 V TS V Longest Supply Voltage Rise Time from 0 V - 1.71 V 50 ms CC T Storage temperature (ambient) –65 to +150 °C STG (2) T Junction temperature Plastic packages +125 °C J Notes: 1. Stresses beyond those listed under Absolute Maximum Ratings can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time can affect device reliability. 2. For soldering guidelines and thermal considerations, see the device packaging information on www.xilinx.com. 3. Inputs configured as PCI are fully PCI compliant. This statement takes precedence over any specification that would imply that the device is not PCI compliant. Recommended Operating Conditions Symbol Description Min Max Units Internal Supply voltage relative to GND, T = 0 °C to +85 °C Commercial 1.8 – 5% 1.8 + 5% V J V CCINT Internal Supply voltage relative to GND, T = –40 °C to +100 °C Industrial 1.8 – 5% 1.8 + 5% V J Supply voltage relative to GND, T = 0 °C to +85 °C Commercial 1.2 3.6 V J V CCO Supply voltage relative to GND, T = –40 °C to +100 °C Industrial 1.2 3.6 V J T Input signal transition time 250 ns IN Module 3 of 4 www.xilinx.com DS022-3 (v2.9.2) March 14, 2003 2 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays DC Characteristics Over Recommended Operating Conditions Symbol Description Device Min Max Units Data Retention V Voltage CCINT V All 1.5 V DRINT (below which configuration data might be lost) Data Retention V Voltage CCO V All 1.2 V DRIO (below which configuration data might be lost) I Quiescent V supply current (Note 1) XCV50E 200 mA CCINTQ CCINT XCV100E 200 mA XCV200E 300 mA XCV300E 300 mA XCV400E 300 mA XCV600E 400 mA XCV1000E 500 mA XCV1600E 500 mA XCV2000E 500 mA XCV2600E 500 mA XCV3200E 500 mA I Quiescent V supply current (Note 1) XCV50E 2 mA CCOQ CCO XCV100E 2 mA XCV200E 2 mA XCV300E 2 mA XCV400E 2 mA XCV600E 2 mA XCV1000E 2 mA XCV1600E 2 mA XCV2000E 2 mA XCV2600E 2 mA XCV3200E 2 mA I Input or output leakage current All –10 +10 µA L C Input capacitance (sample tested) BGA, PQ, HQ, packages All 8 pF IN I Pad pull-up (when selected) @ V = 0 V, V = 3.3 V (sample tested) All Note 2 0.25 mA RPU in CCO I Pad pull-down (when selected) @ V = 3.6 V (sample tested) Note 2 0.25 mA RPD in Notes: 1. With no output current loads, no active input pull-up resistors, all I/O pins 3-stated and floating. 2. Internal pull-up and pull-down resistors guarantee valid logic levels at unconnected input pins. These pull-up and pull-down resistors do not guarantee valid logic levels when input pins are connected to other circuits. DS022-3 (v2.9.2) March 14, 2003 www.xilinx.com Module 3 of 4 Production Product Specification 1-800-255-7778 3 R Virtex™-E 1.8 V Field Programmable Gate Arrays Power-On Power Supply Requirements Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device operation. The actual current consumed depends on the power-on ramp rate of the power supply. This is the time required to reach the nominal 1 power supply voltage of the device from 0V. The fastest ramp rate is 0V to nominal voltage in 2 ms, and the slowest allowed ramp rate is 0V to nominal voltage in 50 ms. For more details on power supply requirements, see XAPP158 on www.xilinx.com. (2) (3) Product (Commercial Grade) Description Current Requirement XCV50E - XCV600E Minimum required current supply 500 mA XCV812E - XCV2000E Minimum required current supply 1 A XCV2600E - XCV3200E Minimum required current supply 1.2 A Virtex-E Family, Industrial Grade Minimum required current supply 2 A Notes: 1. Ramp rate used for this specification is from 0 - 1.8 V DC. Peak current occurs on or near the internal power-on reset threshold and lasts for less than 3 ms. 2. Devices are guaranteed to initialize properly with the minimum current available from the power supply as noted above. 3. Larger currents might result if ramp rates are forced to be faster. DC Input and Output Levels Values for V and V are recommended input voltages. Values for I and I are guaranteed over the recommended IL IH OL OH operating conditions at the V and V test points. Only selected standards are tested. These are chosen to ensure that OL OH all standards meet their specifications. The selected standards are tested at minimum V with the respective V and CCO OL V voltage levels shown. Other standards are sample tested. OH V V V V I I IL IH OL OH OL OH Input/Output Standard V, Min V, Max V, Min V, Max V, Max V, Min mA mA (1) LVTTL – 0.5 0.8 2.0 3.6 0.4 2.4 24 – 24 LVCMOS2 – 0.5 0.7 1.7 2.7 0.4 1.9 12 – 12 LVCMOS18 – 0.5 35% V 65% V 1.95 0.4 V – 0.4 8 – 8 CCO CCO CCO PCI, 3.3 V – 0.5 30% V 50% V V + 0.5 10% V 90% V Note 2 Note 2 CCO CCO CCO CCO CCO GTL – 0.5 V – 0.05 V + 0.05 3.6 0.4 n/a 40 n/a REF REF GTL+ – 0.5 V – 0.1 V + 0.1 3.6 0.6 n/a 36 n/a REF REF (3) HSTL I – 0.5 V – 0.1 V + 0.1 3.6 0.4 V – 0.4 8 –8 REF REF CCO HSTL III – 0.5 V – 0.1 V + 0.1 3.6 0.4 V – 0.4 24 –8 REF REF CCO HSTL IV – 0.5 V – 0.1 V + 0.1 3.6 0.4 V – 0.4 48 –8 REF REF CCO SSTL3 I – 0.5 V – 0.2 V + 0.2 3.6 V – 0.6 V + 0.6 8 –8 REF REF REF REF SSTL3 II – 0.5 V – 0.2 V + 0.2 3.6 V – 0.8 V + 0.8 16 –16 REF REF REF REF SSTL2 I – 0.5 V – 0.2 V + 0.2 3.6 V – 0.61 V + 0.61 7.6 –7.6 REF REF REF REF SSTL2 II – 0.5 V – 0.2 V + 0.2 3.6 V – 0.80 V + 0.80 15.2 –15.2 REF REF REF REF Module 3 of 4 www.xilinx.com DS022-3 (v2.9.2) March 14, 2003 4 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays V V V V I I IL IH OL OH OL OH Input/Output Standard V, Min V, Max V, Min V, Max V, Max V, Min mA mA CTT – 0.5 V – 0.2 V + 0.2 3.6 V – 0.4 V + 0.4 8 –8 REF REF REF REF AGP – 0.5 V – 0.2 V + 0.2 3.6 10% V 90% V Note 2 Note 2 REF REF CCO CCO Notes: 1. V and V for lower drive currents are sample tested. OL OH 2. Tested according to the relevant specifications. 3. DC input and output levels for HSTL18 (HSTL I/O standard with V of 1.8 V) are provided in an HSTL white paper on CCO www.xilinx.com. LVDS DC Specifications DC Parameter Symbol Conditions Min Typ Max Units Supply Voltage V 2.375 2.5 2.625 V CCO Output High Voltage for Q and Q V R = 100 Ω across Q and Q signals 1.25 1.425 1.6 V OH T Output Low Voltage for Q and Q V R = 100 Ω across Q and Q signals 0.9 1.075 1.25 V OL T Differential Output Voltage (Q – Q), V R = 100 Ω across Q and Q signals 250 350 450 mV ODIFF T Q = High (Q – Q), Q = High Output Common-Mode Voltage V R = 100 Ω across Q and Q signals 1.125 1.25 1.375 V OCM T Differential Input Voltage (Q – Q), V Common-mode input voltage = 1.25 V 100 350 NA mV IDIFF Q = High (Q – Q), Q = High Input Common-Mode Voltage V Differential input voltage = ±350 mV 0.2 1.25 2.2 V ICM Note: Refer to the Design Consideration section for termination schematics. LVPECL DC Specifications These values are valid at the output of the source termination pack shown under LVPECL, with a 100 Ω differential load only. The V levels are 200 mV below standard LVPECL levels and are compatible with devices tolerant of lower common-mode OH ranges. The following table summarizes the DC output specifications of LVPECL. DC Parameter Min Max Min Max Min Max Units V 3.0 3.3 3.6 V CCO V 1.8 2.11 1.92 2.28 2.13 2.41 V OH V 0.96 1.27 1.06 1.43 1.30 1.57 V OL V 1.49 2.72 1.49 2.72 1.49 2.72 V IH V 0.86 2.125 0.86 2.125 0.86 2.125 V IL Differential Input Voltage 0.3 - 0.3 - 0.3 - V DS022-3 (v2.9.2) March 14, 2003 www.xilinx.com Module 3 of 4 Production Product Specification 1-800-255-7778 5 R Virtex™-E 1.8 V Field Programmable Gate Arrays Virtex-E Switching Characteristics All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE in the Xilinx Development System) and back-annotated to the simulation net list. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all Virtex-E devices unless otherwise noted. IOB Input Switching Characteristics Input delays associated with the pad are specified for LVTTL levels in Table 2. For other standards, adjust the delays with the values shown in IOB Input Switching Characteristics Standard Adjustments, page 8. Table 2: IOB Input Switching Characteristics (1) Speed Grade (2) Description Symbol Device Min -8 -7 -6 Units Propagation Delays Pad to I output, no delay T All 0.43 0.8 0.8 0.8 ns, max IOPI Pad to I output, with delay T XCV50E 0.51 1.0 1.0 1.0 ns, max IOPID XCV100E 0.51 1.0 1.0 1.0 ns, max XCV200E 0.51 1.0 1.0 1.0 ns, max XCV300E 0.51 1.0 1.0 1.0 ns, max XCV400E 0.51 1.0 1.0 1.0 ns, max XCV600E 0.51 1.0 1.0 1.0 ns, max XCV1000E 0.55 1.1 1.1 1.1 ns, max XCV1600E 0.55 1.1 1.1 1.1 ns, max XCV2000E 0.55 1.1 1.1 1.1 ns, max XCV2600E 0.55 1.1 1.1 1.1 ns, max XCV3200E 0.55 1.1 1.1 1.1 ns, max Pad to output IQ via transparent T All 0.8 1.4 1.5 1.6 ns, max IOPLI latch, no delay Pad to output IQ via transparent T XCV50E 1.31 2.9 3.0 3.1 ns, max IOPLID latch, with delay XCV100E 1.31 2.9 3.0 3.1 ns, max XCV200E 1.39 3.1 3.2 3.3 ns, max XCV300E 1.39 3.1 3.2 3.3 ns, max XCV400E 1.43 3.2 3.3 3.4 ns, max XCV600E 1.55 3.5 3.6 3.7 ns, max XCV1000E 1.55 3.5 3.6 3.7 ns, max XCV1600E 1.59 3.6 3.7 3.8 ns, max XCV2000E 1.59 3.6 3.7 3.8 ns, max XCV2600E 1.59 3.6 3.7 3.8 ns, max XCV3200E 1.59 3.6 3.7 3.8 ns, max Module 3 of 4 www.xilinx.com DS022-3 (v2.9.2) March 14, 2003 6 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 2: IOB Input Switching Characteristics (Continued) (1) Speed Grade (2) Description Symbol Device Min -8 -7 -6 Units Sequential Delays Clock CLK Minimum Pulse Width, High T All 0.56 1.2 1.3 1.4 ns, min CH Minimum Pulse Width, Low T 0.56 1.2 1.3 1.4 ns, min CL Clock CLK to output IQ T 0.18 0.4 0.7 0.7 ns, max IOCKIQ Setup and Hold Times with respect to Clock at IOB Input Register Pad, no delay T / IOPICK All 0.69 / 0 1.3 / 0 1.4 / 0 1.5 / 0 ns, min T IOICKP Pad, with delay T / XCV50E 1.25 / 0 2.8 / 0 2.9 / 0 2.9 / 0 ns, min IOPICKD T IOICKPD XCV100E 1.25 / 0 2.8 / 0 2.9 / 0 2.9 / 0 ns, min XCV200E 1.33 / 0 3.0 / 0 3.1 / 0 3.1 / 0 ns, min XCV300E 1.33 / 0 3.0 / 0 3.1 / 0 3.1 / 0 ns, min XCV400E 1.37 / 0 3.1 / 0 3.2 / 0 3.2 / 0 ns, min XCV600E 1.49 / 0 3.4 / 0 3.5 / 0 3.5 / 0 ns, min XCV1000E 1.49 / 0 3.4 / 0 3.5 / 0 3.5 / 0 ns, min XCV1600E 1.53 / 0 3.5 / 0 3.6 / 0 3.6 / 0 ns, min XCV2000E 1.53 / 0 3.5 / 0 3.6 / 0 3.6 / 0 ns, min XCV2600E 1.53 / 0 3.5 / 0 3.6 / 0 3.6 / 0 ns, min XCV3200E 1.53 / 0 3.5 / 0 3.6 / 0 3.6 / 0 ns, min ICE input T / All 0.28 / 0.55 / 0.7 / 0.7 / ns, min IOICECK T 0.0 0.01 0.01 0.01 IOCKICE SR input (IFF, synchronous) T All 0.38 0.8 0.9 1.0 ns, min IOSRCKI Set/Reset Delays SR input to IQ (asynchronous) T All 0.54 1.1 1.2 1.4 ns, max IOSRIQ GSR to output IQ T All 3.88 7.6 8.5 9.7 ns, max GSRQ Notes: 1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time. 2. Input timing i for LVTTL is measured at 1.4 V. For other I/O standards, see Table 4. DS022-3 (v2.9.2) March 14, 2003 www.xilinx.com Module 3 of 4 Production Product Specification 1-800-255-7778 7 R Virtex™-E 1.8 V Field Programmable Gate Arrays IOB Input Switching Characteristics Standard Adjustments (1) Speed Grade Description Symbol Standard Min -8 -7 -6 Units Data Input Delay Adjustments Standard-specific data input delay T LVTTL 0.00.0 0.00.0 ns ILVTTL adjustments T LVCMOS2 –0.02 0.0 0.0 0.0 ns ILVCMOS2 T LVCMOS18 0.12 +0.20 +0.20 +0.20 ns ILVCMOS18 T LVDS 0.00 +0.15 +0.15 +0.15 ns ILVDS T LVPECL 0.00 +0.15 +0.15 +0.15 ns ILVPECL T PCI, 33 MHz, 3.3 V –0.05 +0.08 +0.08 +0.08 ns IPCI33_3 T PCI, 66 MHz, 3.3 V –0.05 –0.11 –0.11 –0.11 ns IPCI66_3 T GTL +0.10 +0.14 +0.14 +0.14 ns IGTL T GTL+ +0.06 +0.14 +0.14 +0.14 ns IGTLPLUS T HSTL +0.02 +0.04 +0.04 +0.04 ns IHSTL T SSTL2 –0.04 +0.04 +0.04 +0.04 ns ISSTL2 T SSTL3 –0.02 +0.04 +0.04 +0.04 ns ISSTL3 T CTT +0.01 +0.10 +0.10 +0.10 ns ICTT T AGP –0.03 +0.04 +0.04 +0.04 ns IAGP Notes: 1. Input timing i for LVTTL is measured at 1.4 V. For other I/O standards, see Table 4. Q D T CE TCE Weak Keeper SR PAD O D Q CE OCE OBUFT SR I IQ Q Programmable D Delay CE IBUF Vref SR SR CLK ICE ds022_02_091300 Figure 1: Virtex-E Input/Output Block (IOB) Module 3 of 4 www.xilinx.com DS022-3 (v2.9.2) March 14, 2003 8 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays IOB Output Switching Characteristics, Figure 1 Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays with the values shown in IOB Output Switching Characteristics Standard Adjustments, page 10. (1) Speed Grade (2) Description Symbol Min -8 -7 -6 Units Propagation Delays O input to Pad T 1.04 2.5 2.7 2.9 ns, max IOOP 1.24 2.9 3.1 3.4 ns, max O input to Pad via transparent latch T IOOLP 3-State Delays T input to Pad high-impedance (Note 2) T 0.73 1.5 1.7 1.9 ns, max IOTHZ 1.13 2.7 2.9 3.1 ns, max T input to valid data on Pad T IOTON T input to Pad high-impedance via transparent T 0.86 1.8 2.0 2.2 ns, max IOTLPHZ latch (Note 2) T input to valid data on Pad via transparent latch T 1.26 3.0 3.2 3.4 ns, max IOTLPON GTS to Pad high impedance (Note 2) T 1.94 4.1 4.6 4.9 ns, max GTS Sequential Delays Clock CLK Minimum Pulse Width, High T 0.56 1.2 1.3 1.4 ns, min CH Minimum Pulse Width, Low T 0.56 1.2 1.3 1.4 ns, min CL 0.97 2.4 2.8 2.9 ns, max Clock CLK to Pad T IOCKP Clock CLK to Pad high-impedance (synchronous) T 0.77 1.6 2.0 2.2 ns, max IOCKHZ (Note 2) Clock CLK to valid data on Pad (synchronous) T 1.17 2.8 3.2 3.4 ns, max IOCKON Setup and Hold Times before/after Clock CLK O input T / T 0.43 / 0 0.9 / 0 1.0 / 0 1.1 / 0 ns, min IOOCK IOCKO / T 0.28 / 0 0.55 / 0.01 0.7 / 0 0.7 / 0 ns, min OCE input T IOOCECK IOCKOCE SR input (OFF) T / T 0.40 / 0 0.8 / 0 0.9 / 0 1.0 / 0 ns, min IOSRCKO IOCKOSR 3-State Setup Times, T input T / T 0.26 / 0 0.51 / 0 0.6 / 0 0.7 / 0 ns, min IOTCK IOCKT 3-State Setup Times, TCE input T / T 0.30 / 0 0.6 / 0 0.7 / 0 0.8 / 0 ns, min IOTCECK IOCKTCE 3-State Setup Times, SR input (TFF) T / T 0.38 / 0 0.8 / 0 0.9 / 0 1.0 / 0 ns, min IOSRCKT IOCKTSR Set/Reset Delays SR input to Pad (asynchronous) T 1.30 3.1 3.3 3.5 ns, max IOSRP SR input to Pad high-impedance (asynchronous) T 1.08 2.2 2.4 2.7 ns, max IOSRHZ (Note 2) SR input to valid data on Pad (asynchronous) T 1.48 3.4 3.7 3.9 ns, max IOSRON GSR to Pad T 3.88 7.6 8.5 9.7 ns, max IOGSRQ Notes: 1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time. 2. 3-state turn-off delays should not be adjusted. DS022-3 (v2.9.2) March 14, 2003 www.xilinx.com Module 3 of 4 Production Product Specification 1-800-255-7778 9 R Virtex™-E 1.8 V Field Programmable Gate Arrays IOB Output Switching Characteristics Standard Adjustments Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays by the values shown. Speed Grade Description Symbol Standard Min -8 -7 -6 Units Output Delay Adjustments Standard-specific adjustments for output T LVTTL, Slow, 2 mA 4.2 +14.7 +14.7 +14.7 ns OLVTTL_S2 delays terminating at pads (based on 4 mA 2.5 +7.5 +7.5 +7.5 ns T OLVTTL_S4 standard capacitive load, Csl) T 6 mA 1.8 +4.8 +4.8 +4.8 ns OLVTTL_S6 T 8 mA 1.2 +3.0 +3.0 +3.0 ns OLVTTL_S8 12 mA 1.0 +1.9 +1.9 +1.9 ns T OLVTTL_S12 T 16 mA 0.9 +1.7 +1.7 +1.7 ns OLVTTL_S16 T 24 mA 0.8 +1.3 +1.3 +1.3 ns OLVTTL_S24 LVTTL, Fast, 2 mA 1.9 +13.1 +13.1 +13.1 ns T OLVTTL_F2 T 4 mA 0.7 +5.3 +5.3 +5.3 ns OLVTTL_F4 T 6 mA 0.20 +3.1 +3.1 +3.1 ns OLVTTL_F6 8 mA 0.10 +1.0 +1.0 +1.0 ns T OLVTTL_F8 T 12 mA 0.0 0.0 0.0 0.0 ns OLVTTL_F12 T 16 mA –0.10 –0.05 –0.05 –0.05 ns OLVTTL_F16 24 mA –0.10 –0.20 –0.20 –0.20 ns T OLVTTL_F24 T LVCMOS2 0.10 +0.09 +0.09 +0.09 ns OLVCMOS_2 T LVCMOS18 0.10 +0.7 +0.7 +0.7 ns OLVCMOS_18 LVDS –0.39 –1.2 –1.2 –1.2 ns T OLVDS T LVPECL –0.20 –0.41 –0.41 –0.41 ns OLVPECL T PCI, 33 MHz, 3.3 V 0.50 +2.3 +2.3 +2.3 ns OPCI33_3 PCI, 66 MHz, 3.3 V 0.10 –0.41 –0.41 –0.41 ns T OPCI66_3 T GTL 0.6 +0.49 +0.49 +0.49 ns OGTL T GTL+ 0.7 +0.8 +0.8 +0.8 ns OGTLP HSTL I 0.10 –0.51 –0.51 –0.51 ns T OHSTL_I T HSTL III –0.10 –0.91 –0.91 –0.91 ns OHSTL_III T HSTL IV –0.20 –1.01 –1.01 –1.01 ns OHSTL_IV SSTL2 I –0.10 –0.51 –0.51 –0.51 ns T OSSTL2_I T SSTL2 II –0.20 –0.91 –0.91 –0.91 ns OSSTL2_II T SSTL3 I –0.20 –0.51 –0.51 –0.51 ns OSSTL3_I SSTL3 II –0.30 –1.01 –1.01 –1.01 ns T OSSTL3_II T CTT 0.0 –0.61 –0.61 –0.61 ns OCTT T AGP –0.1 –0.91 –0.91 –0.91 ns OAGP Module 3 of 4 www.xilinx.com DS022-3 (v2.9.2) March 14, 2003 10 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Calculation of T as a Function of Capacitance ioop T is the propagation delay from the O Input of the IOB to For other capacitive loads, use the formulas below to calcu- ioop the pad. The values for T are based on the standard late the corresponding T : ioop ioop capacitive load (C ) for each I/O standard as listed in sl T = T + T + (C – C ) * fl ioop ioop opadjust load sl Table 3. where: Table 3: Constants for Use in Calculation of T ioop T is reported above in the Output Delay opadjust Standard Csl (pF) fl (ns/pF) Adjustment section. LVTTL Fast Slew Rate, 2mA drive 35 0.41 C is the capacitive load for the design. load LVTTL Fast Slew Rate, 4mA drive 35 0.20 Table 4: Delay Measurement Methodology LVTTL Fast Slew Rate, 6mA drive 35 0.13 Meas. V REF 1 1 2 LVTTL Fast Slew Rate, 8mA drive 35 0.079 Standard V V Point (Typ) L H LVTTL Fast Slew Rate, 12mA drive 35 0.044 LVTTL 0 3 1.4 - LVTTL Fast Slew Rate, 16mA drive 35 0.043 LVCMOS2 0 2.5 1.125 - LVTTL Fast Slew Rate, 24mA drive 35 0.033 PCI33_3 Per PCI Spec - LVTTL Slow Slew Rate, 2mA drive 35 0.41 PCI66_3 Per PCI Spec - LVTTL Slow Slew Rate, 4mA drive 35 0.20 GTL V –0.2 V +0.2 V 0.80 REF REF REF LVTTL Slow Slew Rate, 6mA drive 35 0.10 GTL+ V –0.2 V +0.2 V 1.0 REF REF REF LVTTL Slow Slew Rate, 8mA drive 35 0.086 HSTL Class I V –0.5 V +0.5 V 0.75 REF REF REF LVTTL Slow Slew Rate, 12mA drive 35 0.058 HSTL Class III V –0.5 V +0.5 V 0.90 REF REF REF LVTTL Slow Slew Rate, 16mA drive 35 0.050 HSTL Class IV V –0.5 V +0.5 V 0.90 REF REF REF LVTTL Slow Slew Rate, 24mA drive 35 0.048 SSTL3 I & II V –1.0 V +1.0 V 1.5 REF REF REF LVCMOS2 35 0.041 SSTL2 I & II V –0.75 V +0.75 V 1.25 REF REF REF LVCMOS18 35 0.050 CTT V –0.2 V +0.2 V 1.5 REF REF REF PCI 33 MHZ 3.3 V 10 0.050 AGP V – V + V Per PCI 66 MHz 3.3 V 10 0.033 REF REF REF AGP (0.2xV ) (0.2xV ) CCO CCO GTL 0 0.014 Spec GTL+ 0 0.017 LVDS 1.2 –0.125 1.2 + 0.125 1.2 HSTL Class I 20 0.022 LVPECL 1.6 –0.3 1.6 + 0.3 1.6 HSTL Class III 20 0.016 Notes: HSTL Class IV 20 0.014 1. Input waveform switches between V and V . L H 2. Measurements are made at V (Typ), Maximum, and REF SSTL2 Class I 30 0.028 Minimum. Worst-case values are reported. SSTL2 Class II 30 0.016 I/O parameter measurements are made with the capacitance values shown in Table 3. See the application SSTL3 Class I 30 0.029 examples (in Module 2 of this data sheet) for appropriate terminations. SSTL3 Class II 30 0.016 I/O standard measurements are reflected in the IBIS model CTT 20 0.035 information except where the IBIS format precludes it. AGP 10 0.037 Notes: 1. I/O parameter measurements are made with the capacitance values shown above. See the application examples (in Module 2 of this data sheet) for appropriate terminations. 2. I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it. DS022-3 (v2.9.2) March 14, 2003 www.xilinx.com Module 3 of 4 Production Product Specification 1-800-255-7778 11 R Virtex™-E 1.8 V Field Programmable Gate Arrays Clock Distribution Switching Characteristics Speed Grade Description Symbol Min -8 -7 -6 Units GCLK IOB and Buffer Global Clock PAD to output. T 0.38 0.7 0.7 0.7 ns, max GPIO Global Clock Buffer I input to O output T 0.11 0.20 0.45 0.50 ns, max GIO I/O Standard Global Clock Input Adjustments Speed Grade (1) Description Symbol Standard Min -8 -7 -6 Units Data Input Delay Adjustments Standard-specific global clock T LVTTL 0.0 0.0 0.0 0.0 ns, max GPLVTTL input delay adjustments T LVCMOS2 –0.02 0.0 0.0 0.0 ns, max GPLVCMOS2 T LVCMOS18 0.12 0.20 0.20 0.20 ns, max GPLVCMOS18 T LVDS 0.23 0.38 0.38 0.38 ns, max GLVDS T LVPECL 0.23 0.38 0.38 0.38 ns, max GLVPECL T PCI, 33 MHz, 3.3 V –0.05 0.08 0.08 0.08 ns, max GPPCI33_3 T PCI, 66 MHz, 3.3 V –0.05 –0.11 –0.11 –0.11 ns, max GPPCI66_3 T GTL 0.20 0.37 0.37 0.37 ns, max GPGTL T GTL+ 0.20 0.37 0.37 0.37 ns, max GPGTLP T HSTL 0.18 0.27 0.27 0.27 ns, max GPHSTL T SSTL2 0.21 0.27 0.27 0.27 ns, max GPSSTL2 T SSTL3 0.18 0.27 0.27 0.27 ns, max GPSSTL3 T CTT 0.22 0.33 0.33 0.33 ns, max GPCTT T AGP 0.21 0.27 0.27 0.27 ns, max GPAGP Notes: 1. Input timing for GPLVTTL is measured at 1.4 V. For other I/O standards, see Table 4. Module 3 of 4 www.xilinx.com DS022-3 (v2.9.2) March 14, 2003 12 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays CLB Switching Characteristics Delays originating at F/G inputs vary slightly according to the input used, see Figure 2. The values listed below are worst-case. Precise values are provided by the timing analyzer. (1) Speed Grade Description Symbol Min -8 -7 -6 Units Combinatorial Delays 4-input function: F/G inputs to X/Y outputs T 0.19 0.40 0.42 0.47 ns, max ILO 0.36 0.76 0.8 0.9 ns, max 5-input function: F/G inputs to F5 output T IF5 5-input function: F/G inputs to X output T 0.35 0.74 0.8 0.9 ns, max IF5X 6-input function: F/G inputs to Y output via F6 MUX T 0.35 0.74 0.9 1.0 ns, max IF6Y 0.04 0.11 0.20 0.22 ns, max 6-input function: F5IN input to Y output T F5INY Incremental delay routing through transparent latch to T 0.27 0.63 0.7 0.8 ns, max IFNCTL XQ/YQ outputs BY input to YB output T 0.19 0.38 0.46 0.51 ns, max BYYB Sequential Delays FF Clock CLK to XQ/YQ outputs T 0.34 0.78 0.9 1.0 ns, max CKO 0.40 0.77 0.9 1.0 ns, max Latch Clock CLK to XQ/YQ outputs T CKLO Setup and Hold Times before/after Clock CLK 4-input function: F/G Inputs T / ICK 0.39 / 0 0.9 / 0 1.0 / 0 1.1 / 0 ns, min T CKI 5-input function: F/G inputs T / IF5CK 0.55 / 0 1.3 / 0 1.4 / 0 1.5 / 0 ns, min T CKIF5 6-input function: F5IN input T / F5INCK 0.27 / 0 0.6 / 0 0.8 / 0 0.8 / 0 ns, min T CKF5IN 6-input function: F/G inputs via F6 MUX T / IF6CK 0.58 / 0 1.3 / 0 1.5 / 0 1.6 / 0 ns, min T CKIF6 BX/BY inputs T / DICK 0.25 / 0 0.6 / 0 0.7 / 0 0.8 / 0 ns, min T CKDI CE input T / CECK 0.28 / 0 0.55 / 0 0.7 / 0 0.7 / 0 ns, min T CKCE SR/BY inputs (synchronous) T RCK / 0.24 / 0 0.46 / 0 0.52 / 0 0.6 / 0 ns, min T CKR Clock CLK Minimum Pulse Width, High T 0.56 1.2 1.3 1.4 ns, min CH 0.56 1.2 1.3 1.4 ns, min Minimum Pulse Width, Low T CL Set/Reset Minimum Pulse Width, SR/BY inputs T 0.94 1.9 2.1 2.4 ns, min RPW Delay from SR/BY inputs to XQ/YQ outputs T 0.39 0.8 0.9 1.0 ns, max RQ (asynchronous) Toggle Frequency (MHz) (for export control) F - 416 400 357 MHz TOG Notes: 1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time. DS022-3 (v2.9.2) March 14, 2003 www.xilinx.com Module 3 of 4 Production Product Specification 1-800-255-7778 13 R Virtex™-E 1.8 V Field Programmable Gate Arrays COUT YB CY G4 I3 Y G3 I2 O LUT G2 I1 INIT G1 I0 D Q YQ DI WE CE 0 1 REV BY XB F5IN F6 CY F5 F5 BY DG CK WSO X WE WSH BX A4 DI INIT D Q XQ BX CE DI WE F4 I3 I2 REV F3 O F2 I1 LUT I0 F1 0 1 SR CLK CE ds022_05_092000 CIN Figure 2: Detailed View of Virtex-E Slice Module 3 of 4 www.xilinx.com DS022-3 (v2.9.2) March 14, 2003 14 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays CLB Arithmetic Switching Characteristics Setup times not listed explicitly can be approximated by decreasing the combinatorial delays by the setup time adjustment listed. Precise values are provided by the timing analyzer. (1) Speed Grade Description Symbol Min -8 -7 -6 Units Combinatorial Delays F operand inputs to X via XOR T 0.32 0.68 0.8 0.8 ns, max OPX F operand input to XB output T 0.35 0.65 0.8 0.9 ns, max OPXB F operand input to Y via XOR T 0.59 1.07 1.4 1.5 ns, max OPY F operand input to YB output T 0.48 0.89 1.1 1.3 ns, max OPYB F operand input to COUT output T 0.37 0.71 0.9 1.0 ns, max OPCYF G operand inputs to Y via XOR T 0.34 0.72 0.8 0.9 ns, max OPGY G operand input to YB output T 0.47 0.78 1.2 1.3 ns, max OPGYB G operand input to COUT output T 0.36 0.60 0.9 1.0 ns, max OPCYG BX initialization input to COUT T 0.19 0.36 0.51 0.57 ns, max BXCY CIN input to X output via XOR T 0.27 0.50 0.6 0.7 ns, max CINX CIN input to XB T 0.02 0.04 0.07 0.08 ns, max CINXB CIN input to Y via XOR T 0.26 0.45 0.7 0.7 ns, max CINY CIN input to YB T 0.16 0.28 0.38 0.43 ns, max CINYB CIN input to COUT output T 0.05 0.10 0.14 0.15 ns, max BYP Multiplier Operation F1/2 operand inputs to XB output via AND T 0.10 0.30 0.35 0.39 ns, max FANDXB F1/2 operand inputs to YB output via AND T 0.28 0.56 0.7 0.8 ns, max FANDYB F1/2 operand inputs to COUT output via AND T 0.17 0.38 0.46 0.51 ns, max FANDCY G1/2 operand inputs to YB output via AND T 0.20 0.46 0.55 0.7 ns, max GANDYB G1/2 operand inputs to COUT output via AND T 0.09 0.28 0.30 0.34 ns, max GANDCY Setup and Hold Times before/after Clock CLK CIN input to FFX T /T 0.47 / 0 1.0 / 0 1.2 / 0 1.3 / 0 ns, min CCKX CKCX CIN input to FFY T /T 0.49 / 0 0.92 / 0 1.2 / 0 1.3 / 0 ns, min CCKY CKCY Notes: 1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time. DS022-3 (v2.9.2) March 14, 2003 www.xilinx.com Module 3 of 4 Production Product Specification 1-800-255-7778 15 R Virtex™-E 1.8 V Field Programmable Gate Arrays CLB Distributed RAM Switching Characteristics (1) Speed Grade Description Symbol Min -8 -7 -6 Units Sequential Delays Clock CLK to X/Y outputs (WE active) 16 x 1 mode T 0.67 1.38 1.5 1.7 ns, max SHCKO16 Clock CLK to X/Y outputs (WE active) 32 x 1 mode T 0.84 1.66 1.9 2.1 ns, max SHCKO32 Shift-Register Mode Clock CLK to X/Y outputs T 1.25 2.39 2.9 3.2 ns, max REG Setup and Hold Times before/after Clock CLK F/G address inputs T /T 0.19 / 0 0.38 / 0 0.42 / 0 0.47 / 0 ns, min AS AH BX/BY data inputs (DIN) T /T 0.44 / 0 0.87 / 0 0.97 / 0 1.09 / 0 ns, min DS DH SR input (WE) T /T 0.29 / 0 0.57 / 0 0.7 / 0 0.8 / 0 ns, min WS WH Clock CLK Minimum Pulse Width, High T 0.96 1.9 2.1 2.4 ns, min WPH Minimum Pulse Width, Low T 0.96 1.9 2.1 2.4 ns, min WPL Minimum clock period to meet address write cycle time T 1.92 3.8 4.2 4.8 ns, min WC Shift-Register Mode Minimum Pulse Width, High T 1.0 1.9 2.1 2.4 ns, min SRPH Minimum Pulse Width, Low T 1.0 1.9 2.1 2.4 ns, min SRPL Notes: 1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time. RAMB4_S#_S# WEA ENA DOA[#:0] RSTA CLKA ADDRA[#:0] DIA[#:0] WEB ENB RSTB DOB[#:0] CLKB ADDRB[#:0] DIB[#:0] ds022_06_121699 Figure 3: Dual-Port Block SelectRAM Module 3 of 4 www.xilinx.com DS022-3 (v2.9.2) March 14, 2003 16 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Block RAM Switching Characteristics (1) Speed Grade Description Symbol Min -8 -7 -6 Units Sequential Delays Clock CLK to DOUT output T 0.63 2.46 3.1 3.5 ns, max BCKO Setup and Hold Times before Clock CLK ADDR inputs T /T 0.42 / 0 0.9 / 0 1.0 / 0 1.1 / 0 ns, min BACK BCKA DIN inputs T /T 0.42 / 0 0.9 / 0 1.0 / 0 1.1 / 0 ns, min BDCK BCKD EN input T /T 0.97 / 0 2.0 / 0 2.2 / 0 2.5 / 0 ns, min BECK BCKE RST input T /T 0.9 / 0 1.8 / 0 2.1 / 0 2.3 / 0 ns, min BRCK BCKR WEN input T /T 0.86 / 0 1.7 / 0 2.0 / 0 2.2 / 0 ns, min BWCK BCKW Clock CLK Minimum Pulse Width, High T 0.6 1.2 1.35 1.5 ns, min BPWH Minimum Pulse Width, Low T 0.6 1.2 1.35 1.5 ns, min BPWL CLKA -> CLKB setup time for different ports T 1.2 2.4 2.7 3.0 ns, min BCCS Notes: 1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time. TBUF Switching Characteristics Speed Grade Description Symbol Min -8 -7 -6 Units Combinatorial Delays IN input to OUT output T 0.0 0.0 0.0 0 .0 ns, max IO TRI input to OUT output high-impedance T 0.05 0.092 0.10 0.11 ns, max OFF TRI input to valid data on OUT output T 0.05 0.092 0.10 0.11 ns, max ON JTAG Test Access Port Switching Characteristics Description Symbol Value Units TMS and TDI Setup times before TCK T 4.0 ns, min TAPTK TMS and TDI Hold times after TCK T 2.0 ns, min TCKTAP Output delay from clock TCK to output TDO T 11.0 ns, max TCKTDO Maximum TCK clock frequency F 33 MHz, max TCK DS022-3 (v2.9.2) March 14, 2003 www.xilinx.com Module 3 of 4 Production Product Specification 1-800-255-7778 17 R Virtex™-E 1.8 V Field Programmable Gate Arrays Virtex-E Pin-to-Pin Output Parameter Guidelines All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted. Global Clock Input to Output Delay for LVTTL, 12 mA, Fast Slew Rate, with DLL (2, 3) Speed Grade (1) Description Symbol Device Min -8 -7 -6 Units LVTTL Global Clock Input to Output Delay using T XCV50E 1.0 3.1 3.1 3.1 ns ICKOFDLL Output Flip-flop, 12 mA, Fast Slew Rate, with XCV100E 1.0 3.1 3.1 3.1 ns DLL. For data output with different standards, adjust the delays with the values shown in IOB XCV200E 1.0 3.1 3.1 3.1 ns Output Switching Characteristics Standard XCV300E 1.0 3.1 3.1 3.1 ns Adjustments, page 10. XCV400E 1.0 3.1 3.1 3.1 ns XCV600E 1.0 3.1 3.1 3.1 ns XCV1000E 1.0 3.1 3.1 3.1 ns XCV1600E 1.0 3.1 3.1 3.1 ns XCV2000E 1.0 3.1 3.1 3.1 ns XCV2600E 1.0 3.1 3.1 3.1 ns XCV3200E 1.0 3.1 3.1 3.1 ns Notes: 1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net. 2. Output timing is measured at 50% V threshold with 35 pF external capacitive load. For other I/O standards and different loads, see CC Table 3 and Table 4. 3. DLL output jitter is already included in the timing calculation. Module 3 of 4 www.xilinx.com DS022-3 (v2.9.2) March 14, 2003 18 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Global Clock Input to Output Delay for LVTTL, 12 mA, Fast Slew Rate, without DLL (2) Speed Grade (1) Description Symbol Device Min -8 -7 -6 Units LVTTL Global Clock Input to Output Delay using T XCV50E 1.5 4.2 4.4 4.6 ns ICKOF Output Flip-flop, 12 mA, Fast Slew Rate, without XCV100E 1.5 4.2 4.4 4.6 ns DLL. For data output with different standards, adjust the delays with the values shown in IOB XCV200E 1.5 4.3 4.5 4.7 ns Output Switching Characteristics Standard XCV300E 1.5 4.3 4.5 4.7 ns Adjustments, page 10. XCV400E 1.5 4.4 4.6 4.8 ns XCV600E 1.6 4.5 4.7 4.9 ns XCV1000E 1.7 4.6 4.8 5.0 ns XCV1600E 1.8 4.7 4.9 5.1 ns XCV2000E 1.8 4.8 5.0 5.2 ns XCV2600E 2.0 5.0 5.2 5.4 ns XCV3200E 2.2 5.2 5.4 5.6 ns Notes: 1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net. 2. Output timing is measured at 50% V threshold with 35 pF external capacitive load. For other I/O standards and different loads, see CC Table 3 and Table 4. DS022-3 (v2.9.2) March 14, 2003 www.xilinx.com Module 3 of 4 Production Product Specification 1-800-255-7778 19 R Virtex™-E 1.8 V Field Programmable Gate Arrays Virtex-E Pin-to-Pin Input Parameter Guidelines All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted Global Clock Set-Up and Hold for LVTTL Standard, with DLL (2, 3) Speed Grade (1) Description Symbol Device Min -8 -7 -6 Units Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard. For data input with different standards, adjust the setup time delay by the values shown in IOB Input Switching Characteristics Standard Adjustments, page 8. No Delay T /T XCV50E 1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4 ns PSDLL PHDLL Global Clock and IFF, with DLL XCV100E 1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4 ns XCV200E 1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4 ns XCV300E 1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4 ns XCV400E 1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4 ns XCV600E 1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4 ns XCV1000E 1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4 ns XCV1600E 1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4 ns XCV2000E 1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4 ns XCV2600E 1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4 ns XCV3200E 1.5 / –0.4 1.5 / –0.4 1.6 / –0.4 1.7 / –0.4 ns Notes: 1. IFF = Input Flip-Flop or Latch 2. Setup time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load. 3. DLL output jitter is already included in the timing calculation. Module 3 of 4 www.xilinx.com DS022-3 (v2.9.2) March 14, 2003 20 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Global Clock Set-Up and Hold for LVTTL Standard, without DLL (2, 3) Speed Grade (1) Description Symbol Device Min -8-7-6 Units Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard. For data input with different standards, adjust the setup time delay by the values shown in IOB Input Switching Characteristics Standard Adjustments, page 8. Full Delay T /T XCV50E 1.8 / 0 1.8 / 0 1.8 / 0 1.8 / 0 ns PSFD PHFD Global Clock and IFF, without DLL XCV100E 1.8 / 0 1.8 / 0 1.8 / 0 1.8 / 0 ns XCV200E 1.9 / 0 1.9 / 0 1.9 / 0 1.9 / 0 ns XCV300E 2.0 / 0 2.0 / 0 2.0 / 0 2.0 / 0 ns XCV400E 2.0 / 0 2.0 / 0 2.0 / 0 2.0 / 0 ns XCV600E 2.1 / 0 2.1 / 0 2.1 / 0 2.1 / 0 ns XCV1000E 2.3 / 0 2.3 / 0 2.3 / 0 2.3 / 0 ns XCV1600E 2.5 / 0 2.5 / 0 2.5 / 0 2.5 / 0 ns XCV2000E 2.5 / 0 2.5 / 0 2.5 / 0 2.5 / 0 ns XCV2600E 2.7 / 0 2.7 / 0 2.7 / 0 2.7 / 0 ns XCV3200E 2.8 / 0 2.8 / 0 2.8 / 0 2.8 / 0 ns Notes: 1. IFF = Input Flip-Flop or Latch 2. Setup time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load. 3. A Zero “0” Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed “best-case”, but if a “0” is listed, there is no positive hold time. DS022-3 (v2.9.2) March 14, 2003 www.xilinx.com Module 3 of 4 Production Product Specification 1-800-255-7778 21 + Jitter R Virtex™-E 1.8 V Field Programmable Gate Arrays DLL Timing Parameters All devices are 100 percent functionally tested. Because of the difficulty in directly measuring many internal timing parameters, those parameters are derived from benchmark timing patterns. The following guidelines reflect worst-case values across the recommended operating conditions. Speed Grade -8 -7 -6 Description Symbol F Min Max Min Max Min Max Units CLKIN Input Clock Frequency (CLKDLLHF) FCLKINHF 60 350 60 320 60 275 MHz Input Clock Frequency (CLKDLL) FCLKINLF 25 160 25 160 25 135 MHz Input Clock Low/High Pulse Width T ≥2� 5 MHz 5.0 5.0 5.0 ns DLLPW ≥� 50 MHz 3.0 3.0 3.0 ns ≥100 MHz 2.4 2.4 2.4 ns ≥� 150 MHz 2.0 2.0 2.0 ns ≥� 200 MHz 1.8 1.8 1.8 ns ≥� 250 MHz 1.5 1.5 1.5 ns ≥� 300 MHz 1.3 1.3 NA ns Period Tolerance: the allowed input clock period change in nanoseconds. + T T T _ CLKIN CLKIN IPTOL Output Jitter: the difference between an ideal Phase Offset and Maximum Phase Difference reference clock edge and the actual design. Ideal Period Actual Period +/- Jitter + Maximum Phase Difference + Phase Offset ds022_24_091200 Figure 4: DLL Timing Waveforms Module 3 of 4 www.xilinx.com DS022-3 (v2.9.2) March 14, 2003 22 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays DLL Clock Tolerance, Jitter, and Phase Information All DLL output jitter and phase specifications determined through statistical measurement at the package pins using a clock mirror configuration and matched drivers. CLKDLLHF CLKDLL Description Symbol F Min Max Min Max Units CLKIN Input Clock Period Tolerance T -1.0 - 1.0 ns IPTOL Input Clock Jitter Tolerance (Cycle to Cycle) T - ± 150 - ± 300 ps IJITCC (6) Time Required for DLL to Acquire Lock T > 60 MHz - 20 - 20 µs LOCK 50 - 60 MHz - - - 25 µs 40 - 50 MHz - - - 50 µs 30 - 40 MHz - - - 90 µs 25 - 30 MHz - - - 120 µs (1) Output Jitter (cycle-to-cycle) for any DLL Clock Output T ± 60 ± 60 ps OJITCC (2) Phase Offset between CLKIN and CLKO T ± 100 ± 100 ps PHIO (3) Phase Offset between Clock Outputs on the DLL T ± 140 ± 140 ps PHOO (4) Maximum Phase Difference between CLKIN and CLKO T ± 160 ± 160 ps PHIOM (5) Maximum Phase Difference between Clock Outputs on the DLL T ± 200 ± 200 ps PHOOM Notes: 1. Output Jitter is cycle-to-cycle jitter measured on the DLL output clock and is based on a maximum tap delay resolution, excluding input clock jitter. 2. Phase Offset between CLKIN and CLKO is the worst-case fixed time difference between rising edges of CLKIN and CLKO, excluding Output Jitter and input clock jitter. 3. Phase Offset between Clock Outputs on the DLL is the worst-case fixed time difference between rising edges of any two DLL outputs, excluding Output Jitter and input clock jitter. 4. Maximum Phase Difference between CLKIN an CLKO is the sum of Output Jitter and Phase Offset between CLKIN and CLKO, or the greatest difference between CLKIN and CLKO rising edges due to DLL alone (excluding input clock jitter). 5. Maximum Phase DIfference between Clock Outputs on the DLL is the sum of Output JItter and Phase Offset between any DLL clock outputs, or the greatest difference between any two DLL output rising edges sue to DLL alone (excluding input clock jitter). 6. Add 30% to the value for industrial grade parts. DS022-3 (v2.9.2) March 14, 2003 www.xilinx.com Module 3 of 4 Production Product Specification 1-800-255-7778 23 R Virtex™-E 1.8 V Field Programmable Gate Arrays Revision History The following table shows the revision history for this document. Date Version Revision 12/7/99 1.0 Initial Xilinx release. 1/10/00 1.1 Re-released with spd.txt v. 1.18, FG860/900/1156 package information, and additional DLL, Select RAM and SelectI/O information. 1/28/00 1.2 Added Delay Measurement Methodology table, updated SelectI/O section, Figures 30, 54, & 55, text explaining Table 5, T values, buffered Hex Line info, p. 8, I/O Timing BYP Measurement notes, notes for Tables 15, 16, and corrected F1156 pinout table footnote references. 2/29/00 1.3 Updated pinout tables, V page 20, and corrected Figure 20. CC 5/23/00 1.4 Correction to table on p. 22.  Numerous minor edits. 7/10/00 1.5  Data sheet upgraded to Preliminary.  Preview -8 numbers added to Virtex-E Electrical Characteristics tables.  Reformatted entire document to follow new style guidelines. 8/1/00 1.6  Changed speed grade values in tables on pages 35-37.  Min values added to Virtex-E Electrical Characteristics tables. 9/20/00 1.7  XCV2600E and XCV3200E numbers added to Virtex-E Electrical Characteristics tables (Module 3).  Corrected user I/O count for XCV100E device in Table 1 (Module 1).  Changed several pins to “No Connect in the XCV100E“ and removed duplicate V CCINT pins in Table ~ (Module 4).  Changed pin J10 to “No connect in XCV600E” in Table 74 (Module 4).  Changed pin J30 to “VREF option only in the XCV600E” in Table 74 (Module 4).  Corrected pair 18 in Table 75 (Module 4) to be “AO in the XCV1000E, XCV1600E“.  Upgraded speed grade -8 numbers in Virtex-E Electrical Characteristics tables to 11/20/00 1.8 Preliminary.  Updated minimums in Table 13 and added notes to Table 14.  Added to note 2 to Absolute Maximum Ratings.  Changed speed grade -8 numbers for T , T , T , and T . SHCKO32 REG BCCS ICKOF  Changed all minimum hold times to –0.4 under Global Clock Set-Up and Hold for LVTTL Standard, with DLL.  Revised maximum T in -6 speed grade for DLL Timing Parameters. DLLPW  Changed GCLK0 to BA22 for FG860 package in Table 46.  Revised footnote for Table 14. 2/12/01 1.9  Added numbers to Virtex-E Electrical Characteristics tables for XCV1000E and XCV2000E devices.  Updated Table 27 and Table 78 to include values for XCV400E and XCV600E devices.  Revised Table 62 to include pinout information for the XCV400E and XCV600E devices in the BG560 package.  Updated footnotes 1 and 2 for Table 76 to include XCV2600E and XCV3200E devices.  Updated numerous values in Virtex-E Switching Characteristics tables. 4/02/01 2.0  Converted data sheet to modularized format. See the Virtex-E Data Sheet section.  Updated values in Virtex-E Switching Characteristics tables. 4/19/01 2.1 Module 3 of 4 www.xilinx.com DS022-3 (v2.9.2) March 14, 2003 24 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Date Version Revision  Under Absolute Maximum Ratings, changed (T ) to 220 °C. 07/23/01 2.2 SOL  Changes made to SSTL symbol names in IOB Input Switching Characteristics Standard Adjustments table. Removed T parameter and added footnote to Absolute Maximum Ratings table. 07/26/01 2.3 SOL  Reworded power supplies footnote to Absolute Maximum Ratings table. 9/18/01 2.4  Updated the speed grade designations used in data sheets, and added Table 1, which 10/25/01 2.5 shows the current speed grade designation for each device.  Added XCV2600E and XCV3200E values to DC Characteristics Over Recommended Operating Conditions and Power-On Power Supply Requirements tables.  Updated the Power-On Power Supply Requirements table. 11/09/01 2.6  Updated footnotes to the DC Input and Output Levels and DLL Clock Tolerance, 02/01/02 2.7 Jitter, and Phase Information tables.  Data sheet designation upgraded from Preliminary to Production. 07/17/02 2.8  Removed mention of MIL-M-38510/605 specification.  Added link to XAPP158 from the Power-On Power Supply Requirements section.  Revised V in Absolute Maximum Ratings table. 09/10/02 2.9 IN  Added Clock CLK switching characteristics to Table 2, “IOB Input Switching Characteristics,” on page 6 and IOB Output Switching Characteristics, Figure 1.  Added footnote regarding V PCI compliance to Absolute Maximum Ratings table. 12/22/02 2.9.1 IN  The fastest ramp rate is 0V to nominal voltage in 2 ms  Under Power-On Power Supply Requirements, the fastest ramp rate is no longer a 03/14/03 2.9.2 "suggested" rate. Virtex-E Data Sheet The Virtex-E Data Sheet contains the following modules:  DS022-1, Virtex-E 1.8V FPGAs:  DS022-3, Virtex-E 1.8V FPGAs: Introduction and Ordering Information (Module 1) DC and Switching Characteristics (Module 3)  DS022-2, Virtex-E 1.8V FPGAs:  DS022-4, Virtex-E 1.8V FPGAs: Functional Description (Module 2) Pinout Tables (Module 4) DS022-3 (v2.9.2) March 14, 2003 www.xilinx.com Module 3 of 4 Production Product Specification 1-800-255-7778 25 R Virtex™-E 1.8 V Field Programmable Gate Arrays Module 3 of 4 www.xilinx.com DS022-3 (v2.9.2) March 14, 2003 26 1-800-255-7778 Production Product Specification 0 R Virtex™-E 1.8 V Field Programmable Gate Arrays 00 DS022-4 (v2.5) March 14, 2003 Production Product Specification Virtex-E Pin Definitions Pin Name Dedicated Pin Direction Description GCK0, GCK1, Yes Input Clock input pins that connect to Global Clock Buffers. GCK2, GCK3 M0, M1, M2 Yes Input Mode pins are used to specify the configuration mode. CCLK Yes Input or The configuration Clock I/O pin: it is an input for SelectMAP and slave-serial modes, and output in master-serial mode. After Output configuration, it is input only, logic level = Don’t Care. PROGRAM Yes Input Initiates a configuration sequence when asserted Low. DONE Yes Bidirectional Indicates that configuration loading is complete, and that the start-up sequence is in progress. The output can be open drain. INIT No Bidirectional When Low, indicates that the configuration memory is being cleared. The pin becomes a user I/O after configuration. (Open-drain) BUSY/DOUT No Output In SelectMAP mode, BUSY controls the rate at which configuration data is loaded. The pin becomes a user I/O after configuration unless the SelectMAP port is retained. In bit-serial modes, DOUT provides preamble and configuration data to downstream devices in a daisy-chain. The pin becomes a user I/O after configuration. D0/DIN, No Input or In SelectMAP mode, D0-7 are configuration data pins. These pins become user I/Os after configuration unless the SelectMAP port is D1, D2, Output retained. D3, D4, In bit-serial modes, DIN is the single data input. This pin becomes a D5, D6, user I/O after configuration. D7 WRITE No Input In SelectMAP mode, the active-low Write Enable signal. The pin becomes a user I/O after configuration unless the SelectMAP port is retained. CS No Input In SelectMAP mode, the active-low Chip Select signal. The pin becomes a user I/O after configuration unless the SelectMAP port is retained. TDI, TDO, Yes Mixed Boundary-scan Test-Access-Port pins, as defined in IEEE1149.1. TMS, TCK DXN, DXP Yes N/A Temperature-sensing diode pins. (Anode: DXP, cathode: DXN) V Yes Input Power-supply pins for the internal core logic. CCINT V Yes Input Power-supply pins for the output drivers (subject to banking rules) CCO V No Input Input threshold voltage pins. Become user I/Os when an external REF threshold voltage is not needed (subject to banking rules). GND Yes Input Ground © 2000-2003 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice. DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 1 R Virtex™-E 1.8 V Field Programmable Gate Arrays Pinout Differences Between Virtex and Virtex-E Families The same device in the same package for the Virtex-E and All Devices, PQ240 and HQ240 Packages Virtex families are pin-compatible with some minor excep- The Virtex devices in PQ240 and HQ240 packages do not tions, listed in Table 1. have V banking, but Virtex-E devices do. To achieve CCO this, eight Virtex I/O pins (P232, P207, P176, P146, P116, XCV200E Device, FG456 Package P85, P55, and P25) are now VCCO pins in the Virtex-E fam- The Virtex-E XCV200E has two I/O pins swapped with the ily. This change also requires one Virtex I/O or VREF pin to Virtex XCV200 to accommodate differential clock pairing. be swapped with a standard I/O pin. Additionally, accommodating differential clock input pairs in XCV400E Device, FG676 Package Virtex-E caused some IO_V differences in the XCV400E REF The Virtex-E XCV400E has two I/O pins swapped with the and XCV600E devices only. Virtex IO_V pins P215 and REF Virtex XCV400 to accommodate differential clock pairing. P87 are Virtex-E IO_V pins P216 and P86, respectively. REF Virtex-E pins P215 and P87 are IO_DLL. Table 1: Pinout Differences Summary Part Package Pins Virtex Virtex-E XCV200 FG456 E11, U11 I/O No Connect B11, AA11 No Connect IO_LVDS_DLL XCV400 FG676 D13, Y13 I/O No Connect B13, AF13 No Connect IO_LVDS_DLL XCV400/600 PQ240/HQ240 P215, P87 IO_V IO_LVDS_DLL REF P216, P86 I/O IO_V REF All PQ240/HQ240 P232, P207, P176, P146, P116, P85, P55, and P25 I/O V CCO P231 I/O IO_V REF Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 2 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 2: LVDS Pin Pairs Low Voltage Differential Signals The Virtex-E family incorporates low-voltage signalling Pin Name Description (LVDS and LVPECL). Two pins are utilized for these signals IO_L#[P/N] Represents a general IO or a to be connected to a Virtex-E device. These are known as synchronous input/output differential pin pairs. Each differential pin pair has a Positive differential signal. When used (P) and a Negative (N) pin. These pairs are labeled in the Example: IO_L22N as a differential signal, N following manner. means Negative I/O and P IO_L#[P/N] means Positive I/O. where IO_L#[P/N]_Y Represents a general IO or a synchronous input/output L = LVDS or LVPECL pin differential signal, or a # = Pin Pair Number Example: IO_L22N_Y part-dependent asynchronous P = Positive output differential signal. N = Negative IO_L#[P/N]_YY Represents a general IO or a I/O pins for differential signals can either be synchronous or synchronous input/output asynchronous, input or output. The pin pairs can be used for differential signal, or an synchronous input and output signals as well as asynchro- Example: O_L22N_YY asynchronous output nous input signals. However, only some of the low-voltage differential signal. pairs can be used for asynchronous output signals. IO_LVDS_DLL_L#[P/N] Represents a general IO or a DIfferential signals require the pins of a pair to switch almost synchronous input/output simultaneously. If the signals driving the pins are from IOB differential signal, a differential flip-flops, they are synchronous. If the signals driving the Example: clock input signal, or a DLL pins are from internal logic, they are asynchronous. Table 2 IO_LVDS_DLL_L16N input. When used as a defines the names and function of the different types of differential clock input, this pin low-voltage pin pairs in the Virtex-E family. is paired with the adjacent GCK pin. The GCK pin is always the positive input in the differential clock input configuration. Virtex-E Package Pinouts The Virtex-E family of FPGAs is available in 12 popular this section indicate function, pin, and bank information for packages, including chip-scale, plastic and high heat-dissi- each package/device combination. Following each pinout pation quad flat packs, and ball grid and fine-pitch ball grid table is an additional table summarizing information specific arrays. Family members have footprint compatibility across to differential pin pairs for all devices provided in that pack- devices provided in the same package. The pinout tables in age. DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 3 R Virtex™-E 1.8 V Field Programmable Gate Arrays CS144 Chip-Scale Package XCV50E, XCV100E, XCV200E, XCV300E and XCV400E Table 4: CS144 — XCV50E, XCV100E, XCV200E devices in CS144 Chip-scale packages have footprint com- Bank Pin Description Pin # patibility. In the CS144 package, bank pairs that share a 1 IO_VREF A10 side are internally interconnected, permitting four choices for V . See Table 3. CCO 1 IO_VREF B8 1 1 IO_VREF B10 Table 3: I/O Bank Pairs and Shared Vcco Pins Paired Banks Shared V Pins CCO Banks 0 & 1 A2, A13, D7 2IO D12 Banks 2 & 3 B12, G11, M13 2IO F12 Banks 4 & 5 N1, N7, N13 2 IO_DOUT_BUSY_L6P_YY C11 Banks 6 & 7 B2, G2, M2 2 IO_DIN_D0_L6N_YY C12 2 IO_D1_L7N E10 Pins labeled I0_VREF can be used as either in all parts 2 2 IO_VREF_L7P D13 unless device-dependent, as indicated in the footnotes. If 2IO_L8N_YY E13 the pin is not used as V , it can be used as general I/O. REF Immediately following Table 4, see Table 5 is Differential 2 IO_D2_L8P_YY E12 Pair information. 2 IO_D3_L9N F11 2 IO_VREF_L9P F10 Table 4: CS144 — XCV50E, XCV100E, XCV200E Bank Pin Description Pin # 2 IO_L10P F13 1 0GCK3 A6 2 IO_VREF C13 0IO B3 2 IO_VREF D11 2 0 IO_VREF_L0N_YY B4 0 IO_L0P_YY A4 3IO H13 0 IO_L1N_YY B5 3IO K13 0 IO_L1P_YY A5 3 IO_L10N G13 0 IO_LVDS_DLL_L2N C6 3 IO_VREF_L11N H11 1 0 IO_VREF A3 3 IO_D4_L11P H12 0IO_VREF C4 3 IO_D5_L12N_YY J13 0IO_VREF D6 3 IO_L12P_YY H10 2 3 IO_VREF_L13N J10 1GCK2 A7 3 IO_D6_L13P J11 1IO A8 3 IO_INIT_L14N_YY L13 1 IO_LVDS_DLL_L2P B7 3 IO_D7_L14P_YY K10 1 1 IO_L3N_YY C8 3 IO_VREF K11 1 IO_L3P_YY D8 3 IO_VREF K12 1 IO_L4N_YY C9 2 1 IO_VREF_L4P_YY D9 4GCK0 K7 1 IO_WRITE_L5N_YY C10 4IO M8 1 IO_CS_L5P_YY D10 4IO M10 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 4 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 4: CS144 — XCV50E, XCV100E, XCV200E Table 4: CS144 — XCV50E, XCV100E, XCV200E Bank Pin Description Pin # Bank Pin Description Pin # 4 IO_L15N_YY M11 6 IO_L26N G1 4 IO_L15P_YY L11 4 IO_L16N_YY K9 7IO C2 2 4 IO_VREF_L16P_YY N10 7IO D3 4 IO_L17N_YY K8 7IO F3 4 IO_L17P_YY N9 7 IO_L26P F2 4 IO_LVDS_DLL_L18P N8 7 IO_L27N F4 4IO_VREF L8 7 IO_VREF_L27P E1 4 IO_VREF L10 7 IO_L28N_YY E2 1 4IO_VREF N11 7 IO_L28P_YY E3 7 IO_L29N D1 2 5GCK1 M7 7 IO_VREF_L29P D2 1 5IO M4 7 IO_VREF C1 5 IO_LVDS_DLL_L18N M6 7 IO_VREF D4 5 IO_L19N_YY N5 5 IO_L19P_YY K6 2CCLK B13 2 5 IO_VREF_L20N_YY N4 3DONE M12 5 IO_L20P_YY K5 NA M0 M1 5 IO_L21N_YY M3 NA M1 L2 5 IO_L21P_YY N3 NA M2 N2 1 5 IO_VREF K4 NA PROGRAM L12 5IO_VREF L4 NA TDI A11 5IO_VREF L6 NA TCK C3 2TDO A12 6IO G4 NA TMS B1 6IO J4 6 IO_L25P H1 NA VCCINT A9 6 IO_VREF_L25N H2 NA VCCINT B6 6 IO_L24P_YY H3 NA VCCINT C5 6 IO_L24N_YY H4 NA VCCINT G3 6 IO_L23P J2 NA VCCINT G12 2 6 IO_VREF_L23N J3 NA VCCINT M5 6 IO_VREF K1 NA VCCINT M9 1 6 IO_VREF K2 NA VCCINT N6 6 IO_L22N_YY L1 6 IO_L22P_YY K3 0VCCO A2 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 5 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 4: CS144 — XCV50E, XCV100E, XCV200E CS144 Differential Pin Pairs Bank Pin Description Pin # Virtex-E devices have differential pin pairs that can also pro- vide other functions when not used as a differential pair. A √ 1 VCCO A13 in the AO column indicates that the pin pair can be used as 1 VCCO D7 an asynchronous output for all devices provided in this package. Pairs with a note number in the AO column are 2 VCCO B12 device dependent. They can have asynchronous outputs if 3 VCCO G11 the pin pair are in the same CLB row and column in the device. Numbers in this column refer to footnotes that indi- 3 VCCO M13 cate which devices have pin pairs than can be asynchro- 4 VCCO N13 nous outputs. The Other Functions column indicates alternative function(s) not available when the pair is used as 5 VCCO N1 a differential pair or differential clock. 5 VCCO N7 Table 5: CS144 Differential Pin Pair Summary 6 VCCO M2 XCV50E, XCV100E, XCV200E 7 VCCO B2 P N Other 7 VCCO G2 Pair Bank Pin Pin AO Functions Global Differential Clock NA GND A1 0 4 K7 N8 NA IO_DLL_L18P NA GND B9 1 5 M7 M6 NA IO_DLL_L18N NA GND B11 2 1 A7 B7 NA IO_DLL_L2P NA GND C7 3 0 A6 C6 NA IO_DLL_L2N NA GND D5 IO LVDS NA GND E4 Total Pairs: 30, Asynchronous Output Pairs: 18 NA GND E11 00 A4 B4 √ VREF NA GND F1 10 A5 B5 √ - NA GND G10 2 1 B7 C6 NA IO_LVDS_DLL NA GND J1 3 1 D8 C8 √ - NA GND J12 4 1 D9 C9 √ VREF NA GND L3 51 D10 C10 √ CS, WRITE NA GND L5 62 C11 C12 √ DIN, D0 NA GND L7 7 2 D13 E10 1 D1, VREF NA GND L9 82 E12 E13 √ D2 NA GND N12 92 F10 F11 1 D3, VREF Notes: 10 3 F13 G13 NA - 1. V or I/O option only in the XCV200E; otherwise, I/O REF option only. 11 3 H12 H11 1 D4, VREF 2. V or I/O option only in the XCV100E, 200E; otherwise, REF 12 3 H10 J13 √ D5 I/O option only. 13 3 J11 J10 1 D6, VREF 14 3 K10 L13 √ INIT 15 4 L11 M11 √ - 16 4 N10 K9 √ VREF 17 4 N9 K8 √ - Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 6 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 5: CS144 Differential Pin Pair Summary Table 6: PQ240 — XCV50E, XCV100E, XCV200E, XCV50E, XCV100E, XCV200E XCV300E, XCV400E P N Other Pin # Pin Description Bank Pair Bank Pin Pin AO Functions P222 IO 0 18 5 N8 M6 NA IO_LVDS_DLL P221 IO_L4N_Y 0 19 5 K6 N5 √ - P220 IO_L4P_Y 0 20 5 K5 N4 √ VREF P218 IO_VREF_L5N_Y 0 21 5 N3 M3 √ - P217 IO_L5P_Y 0 3 22 6 K3 L1 √ - P216 IO_VREF 0 23 6 J2 J3 1 VREF P215 IO_LVDS_DLL_L6N 0 24 6 H3 H4 √ - P213 GCK3 0 25 6 H1 H2 1 VREF 26 7 F2 G1 NA - P210 GCK2 1 27 7 E1 F4 1 VREF P209 IO_LVDS_DLL_L6P 1 3 28 7 E3 E2 √ - P208 IO_VREF 1 29 7 D2 D1 1 VREF P206 IO_L7N_Y 1 Note 1: AO in the XCV50E P205 IO_VREF_L7P_Y 1 P203 IO_L8N_Y 1 PQ240 Plastic Quad Flat-Pack Packages P202 IO_L8P_Y 1 XCV50E, XCV100E, XCV200E, XCV300E and XCV400E P201 IO 1 devices in PQ240 Plastic Flat-pack packages have footprint compatibility. Pins labeled I0_VREF can be used as either P200 IO_L9N_YY 1 in all parts unless device-dependent as indicated in the foot- P199 IO_L9P_YY 1 notes. If the pin is not used as V , it can be used as gen- REF eral I/O. Immediately following Table 6, see Table 7 for P195 IO_L10N_YY 1 Differential Pair information. 1 P194 IO_VREF_L10P_YY 1 P193 IO 1 Table 6: PQ240 — XCV50E, XCV100E, XCV200E, P192 IO_L11N_YY 1 XCV300E, XCV400E P191 IO_VREF_L11P_YY 1 Pin # Pin Description Bank P189 IO_L12N_YY 1 P238 IO 0 P188 IO_L12P_YY 1 P237 IO_L0N_Y 0 2 2 P187 IO_VREF_L13N_Y 1 P236 IO_VREF_L0P_Y 0 P186 IO_L13P_Y 1 P235 IO_L1N_YY 0 P185 IO_WRITE_L14N_YY 1 P234 IO_L1P_YY 0 P184 IO_CS_L14P_YY 1 P231 IO_VREF 0 P230 IO 0 1 P178 IO_DOUT_BUSY_L15P_YY 2 P229 IO_VREF_L2N_YY 0 P177 IO_DIN_D0_L15N_YY 2 P228 IO_L2P_YY 0 2 P175 IO_VREF 2 P224 IO_L3N_YY 0 P174 IO_L16P_Y 2 P223 IO_L3P_YY 0 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 7 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 6: PQ240 — XCV50E, XCV100E, XCV200E, Table 6: PQ240 — XCV50E, XCV100E, XCV200E, XCV300E, XCV400E XCV300E, XCV400E Pin # Pin Description Bank Pin # Pin Description Bank P173 IO_L16N_Y 2 P125 IO_L30N_Y 3 P171 IO_VREF_L17P_Y 2 P124 IO_D7_L31P_YY 3 P170 IO_L17N_Y 2 P123 IO_INIT_L31N_YY 3 P169 IO 2 1 P168 IO_VREF_L18P_Y 2 P118 IO_L32P_YY 4 P167 IO_D1_L18N_Y 2 P117 IO_L32N_YY 4 2 P163 IO_D2_L19P_YY 2 P115 IO_VREF 4 P162 IO_L19N_YY 2 P114 IO_L33P_YY 4 P161 IO 2 P113 IO_L33N_YY 4 P160 IO_L20P_Y 2 P111 IO_VREF_L34P_YY 4 P159 IO_L20N_Y 2 P110 IO_L34N_YY 4 P157 IO_VREF_L21P_Y 2 P109 IO 4 1 P156 IO_D3_L21N_Y 2 P108 IO_VREF_L35P_YY 4 P155 IO_L22P_Y 2 P107 IO_L35N_YY 4 3 P154 IO_VREF_L22N_Y 2 P103 IO_L36P_YY 4 P153 IO_L23P_YY 2 P102 IO_L36N_YY 4 P152 IO_L23N_YY 2 P101 IO 4 P100 IO_L37P_Y 4 P149 IO 3 P99 IO_L37N_Y 4 3 P147 IO_VREF 3 P97 IO_VREF_L38P_Y 4 P145 IO_D4_L24P_Y 3 P96 IO_L38N_Y 4 P144 IO_VREF_L24N_Y 3 P95 IO_L39P_Y 4 3 P142 IO_L25P_Y 3 P94 IO_VREF_L39N_Y 4 P141 IO_L25N_Y 3 P93 IO_LVDS_DLL_L40P 4 P140 IO 3 P92 GCK0 4 P139 IO_L26P_YY 3 P138 IO_D5_L26N_YY 3 P89 GCK1 5 P134 IO_D6_L27P_Y 3 P87 IO_LVDS_DLL_L40N 5 1 3 P133 IO_VREF_L27N_Y 3 P86 IO_VREF 5 P132 IO 3 P84 IO_VREF_L41P_Y 5 P131 IO_L28P_Y 3 P82 IO_L41N_Y 5 P130 IO_VREF_L28N_Y 3 P81 IO 5 P128 IO_L29P_Y 3 P80 IO 5 P127 IO_L29N_Y 3 P79 IO_L42P_YY 5 2 P126 IO_VREF_L30P_Y 3 P78 IO_L42N_YY 5 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 8 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 6: PQ240 — XCV50E, XCV100E, XCV200E, Table 6: PQ240 — XCV50E, XCV100E, XCV200E, XCV300E, XCV400E XCV300E, XCV400E Pin # Pin Description Bank Pin # Pin Description Bank 3 P74 IO_L43P_YY 5 P26 IO_VREF 7 1 P73 IO_VREF_L43N_YY 5 P24 IO_L57N_Y 7 P72 IO 5 P23 IO_VREF_L57P_Y 7 P71 IO_L44P_YY 5 P21 IO_L58N_Y 7 P70 IO_VREF_L44N_YY 5 P20 IO_L58P_Y 7 P68 IO_L45P_YY 5 P19 IO 7 P67 IO_L45N_YY 5 P18 IO_L59N_YY 7 2 P66 IO_VREF_L46P_Y 5 P17 IO_L59P_YY 7 P65 IO_L46N_Y 5 P13 IO_L60N_Y 7 1 P64 IO_L47P_YY 5 P12 IO_VREF_L60P_Y 7 P63 IO_L47N_YY 5 P11 IO 7 P10 IO_L61N_Y 7 P57 IO_L48N_YY 6 P9 IO_VREF_L61P_Y 7 P56 IO_L48P_YY 6 P7 IO_L62N_Y 7 2 P54 IO_VREF 6 P6 IO_L62P_Y 7 2 P53 IO_L49N_Y 6 P5 IO_VREF_L63N_Y 7 P52 IO_L49P_Y 6 P4 IO_L63P_Y 7 P50 IO_VREF_L50N_Y 6 P3 IO 7 P49 IO_L50P_Y 6 P48 IO 6 P179 CCLK 2 1 P47 IO_VREF_L51N_Y 6 P120 DONE 3 P46 IO_L51P_Y 6 P60 M0 NA P42 IO_L52N_YY 6 P58 M1 NA P41 IO_L52P_YY 6 P62 M2 NA P40 IO 6 P122 PROGRAM NA P39 IO_L53N_Y 6 P183 TDI NA P38 IO_L53P_Y 6 P239 TCK NA P36 IO_VREF_L54N_Y 6 P181 TDO 2 P35 IO_L54P_Y 6 P2 TMS NA P34 IO_L55N_Y 6 3 P33 IO_VREF_L55P_Y 6 P225 VCCINT NA P31 IO 6 P214 VCCINT NA P198 VCCINT NA P28 IO_L56N_YY 7 P164 VCCINT NA P27 IO_L56P_YY 7 P148 VCCINT NA DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 9 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 6: PQ240 — XCV50E, XCV100E, XCV200E, Table 6: PQ240 — XCV50E, XCV100E, XCV200E, XCV300E, XCV400E XCV300E, XCV400E Pin # Pin Description Bank Pin # Pin Description Bank P137 VCCINT NA P219 GND NA P104 VCCINT NA P211 GND NA P88 VCCINT NA P204 GND NA P77 VCCINT NA P196 GND NA P43 VCCINT NA P190 GND NA P32 VCCINT NA P182 GND NA P16 VCCINT NA P172 GND NA P166 GND NA P240 VCCO 7 P158 GND NA P232 VCCO 0 P151 GND NA P226 VCCO 0 P143 GND NA P212 VCCO 0 P135 GND NA P207 VCCO 1 P129 GND NA P197 VCCO 1 P119 GND NA P180 VCCO 1 P112 GND NA P176 VCCO 2 P106 GND NA P165 VCCO 2 P98 GND NA P150 VCCO 2 P91 GND NA P146 VCCO 3 P83 GND NA P136 VCCO 3 P75 GND NA P121 VCCO 3 P69 GND NA P116 VCCO 4 P59 GND NA P105 VCCO 4 P51 GND NA P90 VCCO 4 P45 GND NA P85 VCCO 5 P37 GND NA P76 VCCO 5 P29 GND NA P61 VCCO 5 P22 GND NA P55 VCCO 6 P14 GND NA P44 VCCO 6 P8 GND NA P30 VCCO 6 P1 GND NA P25 VCCO 7 Notes: 1. V or I/O option only in the XCV100E, 200E, 300E, 400E; REF P15 VCCO 7 otherwise, I/O option only. 2. V or I/O option only in the XCV200E, 300E, 400E; REF otherwise, I/O option only. 3. V or I/O option only in the XCV400E; otherwise, I/O REF P233 GND NA option only. P227 GND NA Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 10 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 7: PQ240 Differential Pin Pair Summary PQ240 Differential Pin Pairs XCV50E, XCV100E, XCV200E, XCV300E, XCV400E Virtex-E devices have differential pin pairs that can also pro- Other vide other functions when not used as a differential pair. A √ in the AO column indicates that the pin pair can be used as Pair Bank P Pin N Pin AO Functions an asynchronous output for all devices provided in this 16 2 P174 P173 2 - package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if 17 2 P171 P170 3 VREF the pin pair are in the same CLB row and column in the device. Numbers in this column refer to footnotes that indi- 18 2 P168 P167 4 D1, VREF cate which devices have pin pairs than can be asynchro- 19 2 P163 P162 √ D2 nous outputs. The Other Functions column indicates alternative function(s) not available when the pair is used as 20 2 P160 P159 2 - a differential pair or differential clock. 21 2 P157 P156 4 D3, VREF . Table 7: PQ240 Differential Pin Pair Summary 22 2 P155 P154 5 VREF XCV50E, XCV100E, XCV200E, XCV300E, XCV400E 23 2 P153 P152 √ - Other 24 3 P145 P144 4 D4, VREF Pair Bank P Pin N Pin AO Functions 25 3 P142 P141 2 - Global Differential Clock 26 3 P139 P138 √ D5 0 4 P92 P93 NA IO_DLL_L40P 27 3 P134 P133 4 VREF 1 5 P89 P87 NA IO_DLL_L40N 28 3 P131 P130 3 VREF 2 1 P210 P209 NA IO_DLL_L6P 29 3 P128 P127 2 - 3 0 P213 P215 NA IO_DLL_L6N 30 3 P126 P125 6 VREF IO LVDS Total Pairs: 64, Asynchronous Outputs Pairs: 27 31 3 P124 P123 √ INIT 0 0 P236 P237 1 VREF 32 4 P118 P117 √ - 1 0 P234 P235 √ - 33 4 P114 P113 √ - 2 0 P228 P229 √ VREF 34 4 P111 P110 √ VREF 3 0 P223 P224 √ - 35 4 P108 P107 √ VREF 4 0 P220 P221 3 - 36 4 P103 P102 √ - 5 0 P217 P218 3 VREF 37 4 P100 P99 3 - 6 1 P209 P215 NA IO_LVDS_DLL 38 4 P97 P96 3 VREF 7 1 P205 P206 3 VREF 39 4 P95 P94 7 VREF 8 1 P202 P203 3 - 40 5 P93 P87 NA IO_LVDS_DLL 9 1 P199 P200 √ - 41 5 P84 P82 8 VREF 10 1 P194 P195 √ VREF 42 5 P79 P78 √ - 11 1 P191 P192 √ VREF 43 5 P74 P73 √ VREF 12 1 P188 P189 √ - 44 5 P71 P70 √ VREF 13 1 P186 P187 1 VREF 45 5 P68 P67 √ - 14 1 P184 P185 √ CS 46 5 P66 P65 1 VREF 15 2 P178 P177 √ DIN, D0 47 5 P64 P63 √ - DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 11 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 7: PQ240 Differential Pin Pair Summary HQ240 High-Heat Quad Flat-Pack Packages XCV50E, XCV100E, XCV200E, XCV300E, XCV400E XCV600E and XCV1000E devices in High-heat dissipation Other Quad Flat-pack packages have footprint compatibility. Pins labeled I0_VREF can be used as either in all parts unless Pair Bank P Pin N Pin AO Functions device-dependent as indicated in the footnotes. If the pin is 48 6 P56 P57 √ - not used as V , it can be used as general I/O. Immedi- REF ately following Table 8, see Table 9 for Differential Pair infor- 49 6 P52 P53 2 - mation. 50 6 P49 P50 3 VREF Table 8: HQ240 — XCV600E, XCV1000E 51 6 P46 P47 4 VREF Pin # Pin Description Bank 52 6 P41 P42 √ - P240 VCCO 7 53 6 P38 P39 2 - P239 TCK NA 54 6 P35 P36 4 VREF P238 IO 0 55 6 P33 P34 5 VREF P237 IO_L0N 0 56 7 P27 P28 √ - P236 IO_VREF_L0P 0 57 7 P23 P24 4 VREF P235 IO_L1N_YY 0 58 7 P20 P21 2 - P234 IO_L1P_YY 0 59 7 P17 P18 √ - P233 GND NA P232 VCCO 0 60 7 P12 P13 4 VREF P231 IO_VREF 0 61 7 P9 P10 3 VREF P230 IO_VREF 0 62 7 P6 P7 2 - P229 IO_VREF_L2N_YY 0 63 7 P4 P5 6 VREF P228 IO_L2P_YY 0 Notes: 1. AO in the XCV50E. P227 GND NA 2. AO in the XCV50E, 100E, 200E, 300E. P226 VCCO 0 3. AO in the XCV50E, 200E, 300E, 400E. 4. AO in the XCV50E, 300E, 400E. P225 VCCINT NA 5. AO in the XCV100E, 200E, 400E. 6. AO in the XCV100E, 400E. P224 IO_L3N_YY 0 7. AO in the XCV50E, 200E, 400E. P223 IO_L3P_YY 0 8. AO in the XCV100E. 1 P222 IO_VREF 0 P221 IO_L4N_Y 0 P220 IO_L4P_Y 0 P219 GND NA P218 IO_VREF_L5N_Y 0 P217 IO_L5P_Y 0 P216 IO_VREF 0 P215 IO_LVDS_DLL_L6N 0 P214 VCCINT NA P213 GCK3 0 P212 VCCO 0 P211 GND NA Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 12 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 8: HQ240 — XCV600E, XCV1000E Table 8: HQ240 — XCV600E, XCV1000E Pin # Pin Description Bank Pin # Pin Description Bank P210 GCK2 1 P174 IO_L16P_Y 2 P209 IO_LVDS_DLL_L6P 1 P173 IO_L16N_Y 2 P208 IO_VREF 1 P172 GND NA P207 VCCO 1 P171 IO_VREF_L17P_Y 2 P206 IO_L7N_Y 1 P170 IO_L17N_Y 2 P205 IO_VREF_L7P_Y 1 P169 IO_VREF 2 P204 GND NA P168 IO_VREF_L18P_Y 2 P203 IO_L8N_Y 1 P167 IO_D1_L18N_Y 2 P202 IO_L8P_Y 1 P166 GND NA 1 P201 IO_VREF 1 P165 VCCO 2 P200 IO_L9N_YY 1 P164 VCCINT NA P199 IO_L9P_YY 1 P163 IO_D2_L19P_YY 2 P198 VCCINT NA P162 IO_L19N_YY 2 1 P197 VCCO 1 P161 IO_VREF 2 P196 GND NA P160 IO_L20P_Y 2 P195 IO_L10N_YY 1 P159 IO_L20N_Y 2 P194 IO_VREF_L10P_YY 1 P158 GND NA P193 IO_VREF 1 P157 IO_VREF_L21P_Y 2 P192 IO_L11N_YY 1 P156 IO_D3_L21N_Y 2 P191 IO_VREF_L11P_YY 1 P155 IO_L22P_Y 2 P190 GND NA P154 IO_VREF_L22N_Y 2 P189 IO_L12N_YY 1 P153 IO_L23P_YY 2 P188 IO_L12P_YY 1 P152 IO_L23N_YY 2 P187 IO_VREF_L13N 1 P151 GND NA P186 IO_L13P 1 P150 VCCO 2 P185 IO_WRITE_L14N_YY 1 P149 IO 3 P184 IO_CS_L14P_YY 1 P148 VCCINT NA P183 TDI NA P147 IO_VREF 3 P182 GND NA P146 VCCO 3 P181 TDO 2 P145 IO_D4_L24P_Y 3 P180 VCCO 1 P144 IO_VREF_L24N_Y 3 P179 CCLK 2 P143 GND NA P178 IO_DOUT_BUSY_L15P_YY 2 P142 IO_L25P_Y 3 P177 IO_DIN_D0_L15N_YY 2 P141 IO_L25N_Y 3 1 P176 VCCO 2 P140 IO_VREF 3 P175 IO_VREF 2 P139 IO_L26P_YY 3 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 13 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 8: HQ240 — XCV600E, XCV1000E Table 8: HQ240 — XCV600E, XCV1000E Pin # Pin Description Bank Pin # Pin Description Bank P138 IO_D5_L26N_YY 3 P102 IO_L36N_YY 4 1 P137 VCCINT NA P101 IO_VREF 4 P136 VCCO 3 P100 IO_L37P_Y 4 P135 GND NA P99 IO_L37N_Y 4 P134 IO_D6_L27P_Y 3 P98 GND NA P133 IO_VREF_L27N_Y 3 P97 IO_VREF_L38P_Y 4 P132 IO_VREF 3 P96 IO_L38N_Y 4 P131 IO_L28P_Y 3 P95 IO_L39P 4 P130 IO_VREF_L28N_Y 3 P94 IO_VREF_L39N 4 P129 GND NA P93 IO_LVDS_DLL_L40P 4 P128 IO_L29P_Y 3 P92 GCK0 4 P127 IO_L29N_Y 3 P91 GND NA P126 IO_VREF_L30P_Y 3 P90 VCCO 4 P125 IO_L30N_Y 3 P89 GCK1 5 P124 IO_D7_L31P_YY 3 P88 VCCINT NA P123 IO_INIT_L31N_YY 3 P87 IO_LVDS_DLL_L40N 5 P122 PROGRAM NA P86 IO_VREF 5 P121 VCCO 3 P85 VCCO 5 P120 DONE 3 P84 IO_VREF_L41P 5 P119 GND NA P83 GND NA P118 IO_L32P_YY 4 P82 IO_L41N 5 P117 IO_L32N_YY 4 P81 IO 5 1 P116 VCCO 4 P80 IO_VREF 5 P115 IO_VREF 4 P79 IO_L42P_YY 5 P114 IO_L33P_YY 4 P78 IO_L42N_YY 5 P113 IO_L33N_YY 4 P77 VCCINT NA P112 GND NA P76 VCCO 5 P111 IO_VREF_L34P_YY 4 P75 GND NA P110 IO_L34N_YY 4 P74 IO_L43P_YY 5 P109 IO_VREF 4 P73 IO_VREF_L43N_YY 5 P108 IO_VREF_L35P_YY 4 P72 IO_VREF 5 P107 IO_L35N_YY 4 P71 IO_L44P_YY 5 P106 GND NA P70 IO_VREF_L44N_YY 5 P105 VCCO 4 P69 GND NA P104 VCCINT NA P68 IO_L45P_YY 5 P103 IO_L36P_YY 4 P67 IO_L45N_YY 5 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 14 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 8: HQ240 — XCV600E, XCV1000E Table 8: HQ240 — XCV600E, XCV1000E Pin # Pin Description Bank Pin # Pin Description Bank P66 IO_VREF_L46P 5 P30 VCCO 6 P65 IO_L46N 5 P29 GND NA P64 IO_L47P_YY 5 P28 IO_L56N_YY 7 P63 IO_L47N_YY 5 P27 IO_L56P_YY 7 P62 M2 NA P26 IO_VREF 7 P61 VCCO 5 P25 VCCO 7 P60 M0 NA P24 IO_L57N_Y 7 P59 GND NA P23 IO_VREF_L57P_Y 7 P58 M1 NA P22 GND NA P57 IO_L48N_YY 6 P21 IO_L58N_Y 7 P56 IO_L48P_YY 6 P20 IO_L58P_Y 7 1 P55 VCCO 6 P19 IO_VREF 7 P54 IO_VREF 6 P18 IO_L59N_YY 7 P53 IO_L49N_Y 6 P17 IO_L59P_YY 7 P52 IO_L49P_Y 6 P16 VCCINT NA P51 GND NA P15 VCCO 7 P50 IO_VREF_L50N_Y 6 P14 GND NA P49 IO_L50P_Y 6 P13 IO_L60N_Y 7 P48 IO_VREF 6 P12 IO_VREF_L60P_Y 7 P47 IO_VREF_L51N_Y 6 P11 IO_VREF 7 P46 IO_L51P_Y 6 P10 IO_L61N_Y 7 P45 GND NA P9 IO_VREF_L61P_Y 7 P44 VCCO 6 P8 GND NA P43 VCCINT NA P7 IO_L62N_Y 7 P42 IO_L52N_YY 6 P6 IO_L62P_Y 7 P41 IO_L52P_YY 6 P5 IO_VREF_L63N_Y 7 1 P40 IO_VREF 6 P4 IO_L63P_Y 7 P39 IO_L53N_Y 6 P3 IO 7 P38 IO_L53P_Y 6 P2 TMS NA P37 GND NA P1 GND NA P36 IO_VREF_L54N_Y 6 Notes: 1. V or I/O option only in the XCV1000E; otherwise, I/O REF P35 IO_L54P_Y 6 option only. P34 IO_L55N_Y 6 P33 IO_VREF_L55P_Y 6 P32 VCCINT NA P31 IO 6 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 15 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 9: HQ240 Differential Pin Pair Summary HQ240 Differential Pin Pairs XCV600E, XCV1000E Virtex-E devices have differential pin pairs that can also pro- P N Other vide other functions when not used as a differential pair. A √ in the AO column indicates that the pin pair can be used as Pair Bank Pin Pin AO Functions an asynchronous output for all devices provided in this 16 2 P174 P173 √ - package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if 17 2 P171 P170 √ VREF the pin pair are in the same CLB row and column in the device. Numbers in this column refer to footnotes that indi- 18 2 P168 P167 √ D1 cate which devices have pin pairs than can be asynchro- 19 2 P163 P162 √ D2 nous outputs. The Other Functions column indicates alternative function(s) not available when the pair is used as 20 2 P160 P159 √ - a differential pair or differential clock. 21 2 P157 P156 √ D3 Table 9: HQ240 Differential Pin Pair Summary 22 2 P155 P154 1 VREF XCV600E, XCV1000E 23 2 P153 P152 √ - P N Other 24 3 P145 P144 √ D4, VREF Pair Bank Pin Pin AO Functions 25 3 P142 P141 √ - Global Differential Clock 26 3 P139 P138 √ D5 0 4 P92 P93 NA IO _DLL_L40P 27 3 P134 P133 √ VREF 1 5 P89 P87 NA IO _DLL_L40N 28 3 P131 P130 √ VREF 2 1 P210 P209 NA IO _DLL_L6P 29 3 P128 P127 √ - 3 0 P213 P215 NA IO _DLL_L6N 30 3 P126 P125 1 VREF IO LVDS Total Pairs: 64, Asynchronous Output Pairs: 53 31 3 P124 P123 √ INIT 0 0 P236 P237 NA VREF 32 4 P118 P117 √ - 1 0 P234 P235 √ - 33 4 P114 P113 √ - 2 0 P228 P229 √ VREF 34 4 P111 P110 √ VREF 3 0 P223 P224 √ - 35 4 P108 P107 √ VREF 4 0 P220 P221 √ - 36 4 P103 P102 √ - 5 0 P217 P218 √ VREF 37 4 P100 P99 √ - 6 1 P209 P215 NA IO_LVDS_DLL 38 4 P97 P96 √ VREF 7 1 P205 P206 √ VREF 39 4 P95 P94 NA VREF 8 1 P202 P203 √ - 40 5 P93 P87 NA IO_LVDS_DLL 9 1 P199 P200 √ - 41 5 P84 P82 NA VREF 10 1 P194 P195 √ VREF 42 5 P79 P78 √ - 11 1 P191 P192 √ VREF 43 5 P74 P73 √ VREF 12 1 P188 P189 √ - 44 5 P71 P70 √ VREF 13 1 P186 P187 NA VREF 45 5 P68 P67 √ - 14 1 P184 P185 √ CS 46 5 P66 P65 NA VREF 15 2 P178 P177 √ DIN, D0 47 5 P64 P63 √ - Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 16 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 9: HQ240 Differential Pin Pair Summary BG352 Ball Grid Array Packages XCV600E, XCV1000E XCV100E, XCV200E, and XCV300E devices in BG352 Ball P N Other Grid Array packages have footprint compatibility. Pins labeled I0_VREF can be used as either in all parts unless Pair Bank Pin Pin AO Functions device-dependent as indicated in the footnotes. If the pin is 48 6 P56 P57 √ - not used as V , it can be used as general I/O. Immedi- REF ately following Table 10, see Table 11 for Differential Pair 49 6 P52 P53 √ - information. 50 6 P49 P50 √ VREF Table 10: BG352 — XCV100E, XCV200E, XCV300E 51 6 P46 P47 √ VREF Bank Pin Description Pin # 52 6 P41 P42 √ - 0 IO D22 53 6 P38 P39 √ - 1 0 IO C23 54 6 P35 P36 √ VREF 1 0 IO B24 55 6 P33 P34 1 VREF 0 IO C22 56 7 P27 P28 √ - 2 0 IO_VREF_0_L0N_YY D21 57 7 P23 P24 √ VREF 0 IO_L0P_YY B23 58 7 P20 P21 √ - 1 0 IO A24 59 7 P17 P18 √ - 0 IO_L1N_YY A23 60 7 P12 P13 √ VREF 0 IO_L1P_YY D20 61 7 P9 P10 √ VREF 0 IO_VREF_0_L2N_YY C21 62 7 P6 P7 √ - 0 IO_L2P_YY B22 63 7 P4 P5 1 VREF 1 0 IO B21 Note 1: AO in the XCV600E. 1 0 IO C20 0 IO_L3N B20 0 IO_L3P A21 0 IO D18 0 IO_VREF_0_L4N_YY C19 0 IO_L4P_YY B19 0 IO_L5N_YY D17 0 IO_L5P_YY C18 1 0 IO B18 0 IO_L6N C17 0 IO_L6P A18 1 0 IO D16 0 IO_L7N_Y B17 0 IO_L7P_Y C16 0 IO_VREF_0_L8N_Y A16 0 IO_L8P_Y D15 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 17 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 10: BG352 — XCV100E, XCV200E, XCV300E Table 10: BG352 — XCV100E, XCV200E, XCV300E Bank Pin Description Pin # Bank Pin Description Pin # 0 IO C15 1 IO B4 1 1 0 IO B15 1 IO C5 1 0 IO_LVDS_DLL_L9N A15 1 IO A3 0 GCK3 D14 1 IO_WRITE_L20N_YY D5 1 IO_CS_L20P_YY C4 1 GCK2 B14 1 IO_LVDS_DLL_L9P A13 2 IO_DOUT_BUSY_L21P_YY E4 1 1 IO B13 2 IO_DIN_D0_L21N_YY D3 1 1 IO_L10N C13 2 IO C2 1 1 IO_L10P A12 2 IO E3 1 IO_L11N_Y B12 2 IO F4 2 1 IO_VREF_1_L11P_Y C12 2 IO_VREF_2_L22P_YY D2 1 IO_L12N_Y A11 2 IO_L22N_YY C1 1 1 IO_L12P_Y B11 2 IO D1 1 1 IO B10 2 IO_L23P_YY G4 1 IO_L13N C11 2 IO_L23N_YY F3 1 IO_L13P D11 2 IO_VREF_2_L24P_Y E2 1 1 IO A9 2 IO_L24N_Y F2 1 1 IO_L14N_YY B9 2 IO G3 1 1 IO_L14P_YY C10 2 IO G2 1 IO_L15N_YY B8 2 IO_L25P F1 1 IO_VREF_1_L15P_YY C9 2 IO_L25N J4 1 IO_L16N _Y D9 2 IO H3 1 IO_L16P _Y A7 2 IO_VREF_2_L26P _Y H2 1 IO B7 2 IO_D1_L26N _Y G1 1 1 IO C8 2 IO_D2_L27P_YY J3 1 1 IO D8 2 IO_L27N_YY J2 1 1 IO_L17N_YY A6 2 IO K3 1 IO_VREF_1_L17P_YY B6 2 IO_L28P J1 1 IO_L18N_YY C7 2 IO_L28N L4 1 1 IO_L18P_YY A4 2 IO K2 1 1 IO B5 2 IO_L29P_YY L3 1 IO_L19N_YY C6 2 IO_L29N_YY L2 2 1 IO_VREF_1_L19P_YY D6 2 IO_VREF_2_L30P _Y M4 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 18 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 10: BG352 — XCV100E, XCV200E, XCV300E Table 10: BG352 — XCV100E, XCV200E, XCV300E Bank Pin Description Pin # Bank Pin Description Pin # 2 2 IO_D3_L30N _Y M3 3 IO_VREF_3_L42N_YY AC2 2 IO_L31P M2 3 IO AB3 1 2 IO_L31N M1 3 IO AD1 1 1 2 IO N3 3 IO AB4 2 IO_L32P_YY N4 3 IO_D7_L43P_YY AC3 2 IO_L32N_YY N2 3 IO_INIT_L43N_YY AD2 3 IO P1 4 IO_L44P_YY AC5 1 3 IO P3 4 IO_L44N_YY AD4 1 3 IO_L33P R1 4 IO AE3 1 3 IO_L33N R2 4 IO AD5 3 IO_D4_L34P _Y R3 4 IO AC6 2 3 IO_VREF_3_L34N _Y R4 4 IO_VREF_4_L45P_YY AE4 3 IO_L35P_YY T2 4 IO_L45N_YY AF3 1 3 IO_L35N_YY U2 4 IO AF4 1 3 IO T3 4 IO_L46P_YY AC7 3 IO_L36P T4 4 IO_L46N_YY AD6 3 IO_L36N V1 4 IO_VREF_4_L47P_YY AE5 1 3 IO V2 4 IO_L47N_YY AE6 1 3 IO_L37P_YY U3 4 IO AD7 1 3 IO_D5_L37N_YY U4 4 IO AE7 3 IO_D6_L38P _Y V3 4 IO_L48P AF6 3 IO_VREF_3_L38N _Y V4 4 IO_L48N AC9 3 IO_L39P _Y Y1 4 IO AD8 3 IO_L39N _Y Y2 4 IO_VREF_4_L49P_YY AE8 3 IO W3 4 IO_L49N_YY AF7 1 3 IO W4 4 IO_L50P_YY AD9 1 3 IO AA1 4 IO_L50N_YY AE9 1 3 IO_L40P_Y AA2 4 IO AD10 3 IO_VREF_3_L40N_Y Y3 4 IO_L51P AF9 3 IO_L41P_YY AC1 4 IO_L51N AC11 1 3 IO_L41N_YY AB2 4 IO AE10 1 3 IO AA3 4 IO_L52P_Y AD11 3 IO_L42P_YY AA4 4 IO_L52N_Y AE11 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 19 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 10: BG352 — XCV100E, XCV200E, XCV300E Table 10: BG352 — XCV100E, XCV200E, XCV300E Bank Pin Description Pin # Bank Pin Description Pin # 4 IO_VREF_4_L53P_Y AC12 5 IO_L64P_YY AC21 2 4 IO_L53N_Y AD12 5 IO_VREF_5_L64N_YY AE23 4 IO_L54P AE12 5 IO AD22 1 4 IO_L54N AF12 5 IO AF24 1 1 4 IO AD13 5 IO AC22 4 IO_LVDS_DLL_L55P AC13 4 GCK0 AE13 6 IO_L65N_YY AC24 6 IO_L65P_YY AD25 1 5 GCK1 AF14 6 IO AB24 1 5 IO_LVDS_DLL_L55N AD14 6 IO AA23 1 5 IO AF15 6 IO AC25 2 5 IO AE15 6 IO_VREF_6_L66N_YY AD26 5 IO_L56P_Y AD15 6 IO_L66P_YY AC26 1 5 IO_VREF_5_L56N_Y AC15 6 IO Y23 5 IO_L57P_Y AE16 6 IO_L67N_YY AA24 5 IO_L57N_Y AE17 6 IO_L67P_YY AB25 1 5 IO AD16 6 IO_VREF_6_L68N_Y AA25 5 IO_L58P AC16 6 IO_L68P_Y Y24 1 5 IO_L58N AF18 6 IO Y25 1 1 5 IO AE18 6 IO AA26 5 IO_L59P_YY AD17 6 IO_L69N V23 5 IO_L59N_YY AC17 6 IO_L69P W24 5 IO_L60P_YY AD18 6 IO W25 5 IO_VREF_5_L60N_YY AC18 6 IO_VREF_6_L70N _Y Y26 5 IO_L61P _Y AF20 6 IO_L70P _Y U23 5 IO_L61N _Y AE20 6 IO_L71N_YY V25 5 IO AD19 6 IO_L71P_YY U24 1 1 5 IO AC19 6 IO V26 1 5 IO AF21 6 IO_L72N T23 5 IO_L62P_YY AE21 6 IO_L72P U25 1 5 IO_VREF_5_L62N_YY AD20 6 IO T24 5 IO_L63P_YY AF23 6 IO_L73N_YY T25 5 IO_L63N_YY AE22 6 IO_L73P_YY T26 1 5 IO AD21 6 IO_VREF_6_L74N _Y R24 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 20 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 10: BG352 — XCV100E, XCV200E, XCV300E Table 10: BG352 — XCV100E, XCV200E, XCV300E Bank Pin Description Pin # Bank Pin Description Pin # 2 6 IO_L74P _Y R25 7 IO_VREF_7_L86P_YY E24 6 IO_L75N R26 7 IO C26 1 6 IO_L75P P24 7 IO E23 1 1 6 IO P23 7 IO D24 6 IO N26 7 IO C25 7 IO_L76N_YY N25 NA TDI B3 7 IO_L76P_YY N24 NA TDO D4 1 7 IO M26 NA CCLK C3 7 IO_L77N M25 NA TCK C24 7 IO_L77P M24 NA TMS D23 7 IO_L78N _Y M23 NA PROGRAM AC4 7 IO_VREF_7_L78P _Y L26 NA DONE AD3 7 IO_L79N_YY K25 NA DXN AD23 7 IO_L79P_YY L24 NA DXP AE24 1 7 IO L23 NA M2 AC23 7 IO_L80N J26 NA M0 AD24 7 IO_L80P J25 NA M1 AB23 1 7 IO K24 7 IO_L81N_YY K23 NA VCCINT A20 7 IO_L81P_YY H25 NA VCCINT B16 7 IO_L82N _Y J23 NA VCCINT C14 7 IO_VREF_7_L82P _Y G26 NA VCCINT D12 7 IO_L83N _Y G25 NA VCCINT D10 7 IO_L83P _Y H24 NA VCCINT K4 7 IO H23 NA VCCINT L1 1 7 IO F26 NA VCCINT P2 1 7 IO F25 NA VCCINT T1 7 IO_L84N_Y G24 NA VCCINT W2 7 IO_VREF_7_L84P_Y D26 NA VCCINT AC10 7 IO_L85N_YY E25 NA VCCINT AF11 7 IO_L85P_YY F24 NA VCCINT AE14 1 7 IO F23 NA VCCINT AF16 7 IO_L86N_YY D25 NA VCCINT AE19 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 21 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 10: BG352 — XCV100E, XCV200E, XCV300E Table 10: BG352 — XCV100E, XCV200E, XCV300E Bank Pin Description Pin # Bank Pin Description Pin # NA VCCINT V24 NA GND A19 NA VCCINT R23 NA GND A14 NA VCCINT P25 NA GND A8 NA VCCINT L25 NA GND A5 NA VCCINT J24 NA GND A2 NA GND A1 0 VCCO D19 NA GND B26 0 VCCO B25 NA GND B1 0 VCCO A17 NA GND E26 1 VCCO D13 NA GND E1 1 VCCO D7 NA GND H26 1 VCCO A10 NA GND H1 2 VCCO K1 NA GND N1 2 VCCO H4 NA GND P26 2 VCCO B2 NA GND W26 3 VCCO Y4 NA GND W1 3 VCCO U1 NA GND AB26 3 VCCO P4 NA GND AB1 4 VCCO AF10 NA GND AE26 4 VCCO AE2 NA GND AE1 4 VCCO AC8 NA GND AF26 5 VCCO AF17 NA GND AF25 5 VCCO AC20 NA GND AF22 5 VCCO AC14 NA GND AF19 6 VCCO AE25 NA GND AF13 6 VCCO W23 NA GND AF8 6 VCCO U26 NA GND AF5 7 VCCO N23 NA GND AF2 7 VCCO K26 NA GND AF1 7 VCCO G23 Notes: 1. No Connect in the XCV100E. 2. V or I/O option only in the XCV200E and XCV300E; REF otherwise, I/O option only. NA GND A26 NA GND A25 NA GND A22 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 22 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 11: BG352 Differential Pin Pair Summary BG352 Differential Pin Pairs XCV100E, XCV200E, XCV300E Virtex-E devices have differential pin pairs that can also pro- P N Other vide other functions when not used as a differential pair. A check (√) in the AO column indicates that the pin pair can be Pair Bank Pin Pin AO Functions used as an asynchronous output for all devices provided in 19 1 D6 C6 √ VREF_1 this package. Pairs with a note number in the AO column are device dependent. They can have asynchronous out- 20 1 C4 D5 √ CS puts if the pin pair are in the same CLB row and column in 21 2 E4 D3 √ DIN_D0 the device. Numbers in this column refer to footnotes that indicate which devices have pin pairs than can be asynchro- 22 2 D2 C1 √ VREF_2 nous outputs. The Other Functions column indicates alter- 23 2 G4 F3 √ - native function(s) not available when the pair is used as a 24 2 E2 F2 √ VREF_2 differential pair or differential clock 25 2 F1 J4 2 - Table 11: BG352 Differential Pin Pair Summary XCV100E, XCV200E, XCV300E 26 2 H2 G1 √ D1 P N Other 27 2 J3 J2 √ D2 Pair Bank Pin Pin AO Functions 28 2 J1 L4 1 - Global Differential Clock 29 2 L3 L2 √ - 0 4 AE13 AC13 NA IO LVDS 55 30 2 M4 M3 √ D3 1 5 AF14 AD14 NA IO LVDS 55 31 2 M2 M1 2 - 2 1 B14 A13 NA IO LVDS 9 32 2 N4 N2 √ - 3 0 D14 A15 NA IO LVDS 9 33 3 R1 R2 2 - IO LVDS 34 3 R3 R4 √ VREF_3 Total Outputs: 87, Asynchronous Output Pairs: 43 35 3 T2 U2 √ - 00 B23 D21 √ VREF_0 36 3 T4 V1 1 - 10 D20 A23 √ - 37 3 U3 U4 √ D5 20 B22 C21 √ VREF_0 38 3 V3 V4 √ VREF_3 3 0 A21 B20 2 - 39 3 Y1 Y2 1 - 40 B19 C19 √ VREF_0 40 3 AA2 Y3 √ VREF_3 5 0 C18 D17 √ - 41 3 AC1 AB2 √ - 60 A18 C17 2 - 42 3 AA4 AC2 √ VREF_3 70 C16 B17 √ - 43 3 AC3 AD2 √ INIT 80 D15 A16 √ VREF_0 44 4 AC5 AD4 √ - 9 1 A13 A15 √ GCLK LVDS 3/2 45 4 AE4 AF3 √ VREF_4 10 1 A12 C13 2 - 46 4 AC7 AD6 √ - 11 1 C12 B12 √ VREF_1 47 4 AE5 AE6 √ VREF_4 12 1 B11 A11 √ - 48 4 AF6 AC9 2 - 13 1 D11 C11 2 - 49 4 AE8 AF7 √ VREF_4 14 1 C10 B9 √ - 50 4 AD9 AE9 √ - 15 1 C9 B8 √ VREF_1 51 4 AF9 AC11 2 - 16 1 A7 D9 1 - 52 4 AD11 AE11 √ - 17 1 B6 A6 √ VREF_1 53 4 AC12 AD12 √ VREF_4 18 1 A4 C7 √ - 54 4 AE12 AF12 2 - DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 23 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 11: BG352 Differential Pin Pair Summary BG432 Ball Grid Array Packages XCV100E, XCV200E, XCV300E XCV300E, XCV400E, and XCV600E devices in BG432 Ball P N Other Grid Array packages have footprint compatibility. Pins labeled I0_VREF can be used as either in all parts unless Pair Bank Pin Pin AO Functions device-dependent as indicated in the footnotes. If the pin is 55 5 AC13 AD14 √ GCLK LVDS 1/0 not used as V , it can be used as general I/O. Immedi- REF ately following Table 12, see Table 13 for Differential Pair 56 5 AD15 AC15 √ VREF_5 information. 57 5 AE16 AE17 √ - Table 12: BG432 — XCV300E, XCV400E, XCV600E 58 5 AC16 AF18 2 - Bank Pin Description Pin # 59 5 AD17 AC17 √ - 0GCK3 D17 60 5 AD18 AC18 √ VREF_5 0IO A22 61 5 AF20 AE20 1 - 0IO A26 62 5 AE21 AD20 √ VREF_5 63 5 AF23 AE22 √ - 0IO B20 64 5 AC21 AE23 √ VREF_5 0IO C23 65 6 AD25 AC24 √ - 0IO C28 66 6 AC26 AD26 √ VREF_6 0IO_L0N_Y B29 67 6 AB25 AA24 √ - 0IO_L0P_Y D27 68 6 Y24 AA25 √ VREF_6 0 IO_L1N_YY B28 69 6 W24 V23 2 - 0 IO_L1P_YY C27 70 6 U23 Y26 √ VREF_6 0 IO_VREF_L2N_YY D26 71 6 U24 V25 √ - 0 IO_L2P_YY A28 72 6 U25 T23 1 - 0IO_L3N_Y B27 73 6 T26 T25 √ - 0IO_L3P_Y C26 74 6 R25 R24 √ VREF_6 0 IO_L4N_YY D25 75 6 P24 R26 2 - 0 IO_L4P_YY A27 76 7 N24 N25 √ - 0 IO_VREF_L5N_YY D24 77 7 M24 M25 2 - 0 IO_L5P_YY C25 78 7 L26 M23 √ VREF_7 0IO_L6N_Y B25 79 7 L24 K25 √ - 0IO_L6P_Y D23 80 7 J25 J26 1 - 1 0 IO_VREF_L7N_Y C24 81 7 H25 K23 √ - 0 IO_L7P_Y B24 82 7 G26 J23 √ VREF_7 0 IO_VREF_L8N_YY D22 83 7 H24 G25 1 - 0 IO_L8P_YY A24 84 7 D26 G24 √ VREF_7 0 IO_L9N_YY C22 85 7 F24 E25 √ - 0 IO_L9P_YY B22 86 7 E24 D25 √ VREF_7 0 IO_L10N_YY C21 Notes: 1. AO in the XCV100E. 0 IO_L10P_YY D20 2. AO in the XCV200E. 0 IO_L11N_YY B21 0 IO_L11P_YY C20 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 24 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 12: BG432 — XCV300E, XCV400E, XCV600E Table 12: BG432 — XCV300E, XCV400E, XCV600E Bank Pin Description Pin # Bank Pin Description Pin # 0 IO_L12N_YY A20 1 IO_L26P_Y B8 0 IO_L12P_YY D19 1 IO_L27N_YY C8 0 IO_VREF_L13N_YY B19 1 IO_VREF_L27P_YY B7 0 IO_L13P_YY A19 1 IO_L28N_YY D8 0 IO_L14N_Y B18 1 IO_L28P_YY A6 0 IO_L14P_Y D18 1 IO_L29N_Y B6 2 0 IO_VREF_L15N_Y C18 1 IO_L29P_Y D7 0 IO_L15P_Y B17 1 IO_L30N_YY A5 0 IO_LVDS_DLL_L16N C17 1 IO_VREF_L30P_YY C6 1 IO_L31N_YY B5 1GCK2 A16 1 IO_L31P_YY D6 1IO A12 1 IO_L32N_Y A4 1IO B9 1 IO_L32P_Y C5 1IO B11 1 IO_WRITE_L33N_YY B4 1IO C16 1 IO_CS_L33P_YY D5 1IO D9 1 IO_LVDS_DLL_L16P B16 2IO H4 1 IO_L17N_Y A15 2IO J3 2 1 IO_VREF_L17P_Y B15 2IO L3 1 IO_L18N_Y C15 2IO M1 1 IO_L18P_Y D15 2IO R2 1 IO_L19N_YY B14 2 IO_DOUT_BUSY_L34P_YY D3 1 IO_VREF_L19P_YY A13 2 IO_DIN_D0_L34N_YY C2 1 IO_L20N_YY B13 2 IO_L35P D2 1 IO_L20P_YY D14 2 IO_L35N E4 1 IO_L21N_YY C13 2 IO_L36P_Y D1 1 IO_L21P_YY B12 2 IO_L36N_Y E3 1 IO_L22N_YY D13 2 IO_VREF_L37P_Y E2 1 IO_L22P_YY C12 2 IO_L37N_Y F4 1 IO_L23N_YY D12 2 IO_L38P E1 1 IO_L23P_YY C11 2 IO_L38N F3 1 IO_L24N_YY B10 2 IO_L39P_Y F2 1 IO_VREF_L24P_YY C10 2 IO_L39N_Y G4 1 IO_L25N_Y C9 2 IO_VREF_L40P_YY G3 1 1 IO_VREF_L25P_Y D10 2 IO_L40N_YY G2 1 IO_L26N_Y A8 2 IO_L41P_Y H3 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 25 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 12: BG432 — XCV300E, XCV400E, XCV600E Table 12: BG432 — XCV300E, XCV400E, XCV600E Bank Pin Description Pin # Bank Pin Description Pin # 2 IO_L41N_Y H2 3 IO_L56N_Y Y3 1 2 IO_VREF_L42P_Y H1 3 IO_L57P_Y Y4 2 IO_L42N_Y J4 3 IO_L57N_Y Y2 2 IO_VREF_L43P_YY J2 3 IO_L58P_YY AA3 2 IO_D1_L43N_YY K4 3 IO_D5_L58N_YY AB1 2 IO_D2_L44P_YY K2 3 IO_D6_L59P_YY AB3 2 IO_L44N_YY K1 3 IO_VREF_L59N_YY AB4 2 IO_L45P_Y L2 3 IO_L60P_Y AD1 1 2 IO_L45N_Y M4 3 IO_VREF_L60N_Y AC3 2 IO_L46P_Y M3 3 IO_L61P_Y AC4 2 IO_L46N_Y M2 3 IO_L61N_Y AD2 2 IO_L47P_Y N4 3 IO_L62P_YY AD3 2 IO_L47N_Y N3 3 IO_VREF_L62N_YY AD4 2 IO_VREF_L48P_YY N1 3 IO_L63P_Y AF2 2 IO_D3_L48N_YY P4 3 IO_L63N_Y AE3 2 IO_L49P_Y P3 3 IO_L64P AE4 2 IO_L49N_Y P2 3 IO_L64N AG1 2 2 IO_VREF_L50P_Y R3 3 IO_L65P_Y AG2 2 IO_L50N_Y R4 3 IO_VREF_L65N_Y AF3 2 IO_L51P_YY R1 3 IO_L66P_Y AF4 2 IO_L51N_YY T3 3 IO_L66N_Y AH1 3 IO_L67P AH2 3IO AA2 3 IO_L67N AG3 3IO AC2 3 IO_D7_L68P_YY AG4 3IO AE2 3 IO_INIT_L68N_YY AJ2 3IO U3 3IO T2 3IO W1 3 IO_L52P_Y U4 4GCK0 AL16 2 3 IO_VREF_L52N_Y U2 4IO AH10 3 IO_L53P_Y U1 4IO AJ11 3 IO_L53N_Y V3 4 IO AK7 3 IO_D4_L54P_YY V4 4IO AL12 3 IO_VREF_L54N_YY V2 4IO AL15 3 IO_L55P_Y W3 4 IO_L69P_YY AJ4 3 IO_L55N_Y W4 4 IO_L69N_YY AK3 3 IO_L56P_Y Y1 4 IO_L70P_Y AH5 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 26 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 12: BG432 — XCV300E, XCV400E, XCV600E Table 12: BG432 — XCV300E, XCV400E, XCV600E Bank Pin Description Pin # Bank Pin Description Pin # 4 IO_L70N_Y AK4 5IO AJ23 4 IO_L71P_YY AJ5 5IO AJ24 4 IO_L71N_YY AH6 5 IO_LVDS_DLL_L86N AL17 4 IO_VREF_L72P_YY AL4 5 IO_L87P_Y AK17 2 4 IO_L72N_YY AK5 5 IO_VREF_L87N_Y AJ17 4 IO_L73P_Y AJ6 5 IO_L88P_Y AH17 4 IO_L73N_Y AH7 5 IO_L88N_Y AK18 4 IO_L74P_YY AL5 5 IO_L89P_YY AL19 4 IO_L74N_YY AK6 5 IO_VREF_L89N_YY AJ18 4 IO_VREF_L75P_YY AJ7 5 IO_L90P_YY AH18 4 IO_L75N_YY AL6 5 IO_L90N_YY AL20 4 IO_L76P_Y AH9 5 IO_L91P_YY AK20 4 IO_L76N_Y AJ8 5 IO_L91N_YY AH19 1 4 IO_VREF_L77P_Y AK8 5 IO_L92P_YY AJ20 4 IO_L77N_Y AJ9 5 IO_L92N_YY AK21 4 IO_VREF_L78P_YY AL8 5 IO_L93P_YY AJ21 4 IO_L78N_YY AK9 5 IO_L93N_YY AL22 4 IO_L79P_YY AK10 5 IO_L94P_YY AJ22 4 IO_L79N_YY AL10 5 IO_VREF_L94N_YY AK23 4 IO_L80P_YY AH12 5 IO_L95P_Y AH22 1 4 IO_L80N_YY AK11 5 IO_VREF_L95N_Y AL24 4 IO_L81P_YY AJ12 5 IO_L96P_Y AK24 4 IO_L81N_YY AK12 5 IO_L96N_Y AH23 4 IO_L82P_YY AH13 5 IO_L97P_YY AK25 4 IO_L82N_YY AJ13 5 IO_VREF_L97N_YY AJ25 4 IO_VREF_L83P_YY AL13 5 IO_L98P_YY AL26 4 IO_L83N_YY AK14 5 IO_L98N_YY AK26 4 IO_L84P_Y AH14 5 IO_L99P_Y AH25 4 IO_L84N_Y AJ14 5 IO_L99N_Y AL27 2 4 IO_VREF_L85P_Y AK15 5 IO_L100P_YY AJ26 4 IO_L85N_Y AJ15 5 IO_VREF_L100N_YY AK27 4 IO_LVDS_DLL_L86P AH15 5 IO_L101P_YY AH26 5 IO_L101N_YY AL28 5 GCK1 AK16 5 IO_L102P_Y AJ27 5IO AH20 5 IO_L102N_Y AK28 5 IO AJ19 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 27 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 12: BG432 — XCV300E, XCV400E, XCV600E Table 12: BG432 — XCV300E, XCV400E, XCV600E Bank Pin Description Pin # Bank Pin Description Pin # 6 IO AA30 6 IO_L118P_Y U29 2 6IO AC30 6 IO_VREF_L119N_Y U28 6IO AD29 6 IO_L119P_Y U30 6IO U31 6IO T30 6IO W28 6 IO_L103N_YY AJ30 7IO C30 6 IO_L103P_YY AH30 7IO H29 6 IO_L104N AG28 7IO H31 6 IO_L104P AH31 7IO L29 6 IO_L105N_Y AG29 7IO M31 6 IO_L105P_Y AG30 7IO R28 6 IO_VREF_L106N_Y AF28 7 IO_L120N_YY T31 6 IO_L106P_Y AG31 7 IO_L120P_YY R29 6 IO_L107N AF29 7 IO_L121N_Y R30 2 6 IO_L107P AF30 7 IO_VREF_L121P_Y R31 6 IO_L108N_Y AE28 7 IO_L122N_Y P29 6 IO_L108P_Y AF31 7 IO_L122P_Y P28 6 IO_VREF_L109N_YY AE30 7 IO_L123N_YY P30 6 IO_L109P_YY AD28 7 IO_VREF_L123P_YY N30 6 IO_L110N_Y AD30 7 IO_L124N_Y N28 6 IO_L110P_Y AD31 7 IO_L124P_Y N31 1 6 IO_VREF_L111N_Y AC28 7 IO_L125N_Y M29 6 IO_L111P_Y AC29 7 IO_L125P_Y M28 6 IO_VREF_L112N_YY AB28 7 IO_L126N_Y M30 6 IO_L112P_YY AB29 7 IO_L126P_Y L30 6 IO_L113N_YY AB31 7 IO_L127N_YY K31 6 IO_L113P_YY AA29 7 IO_L127P_YY K30 6 IO_L114N_Y Y28 7 IO_L128N_YY K28 6 IO_L114P_Y Y29 7 IO_VREF_L128P_YY J30 6 IO_L115N_Y Y30 7 IO_L129N_Y J29 1 6 IO_L115P_Y Y31 7 IO_VREF_L129P_Y J28 6 IO_L116N_Y W29 7 IO_L130N_Y H30 6 IO_L116P_Y W30 7 IO_L130P_Y G30 6 IO_VREF_L117N_YY V28 7 IO_L131N_YY H28 6 IO_L117P_YY V29 7 IO_VREF_L131P_YY F31 6 IO_L118N_Y V30 7 IO_L132N_Y G29 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 28 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 12: BG432 — XCV300E, XCV400E, XCV600E Table 12: BG432 — XCV300E, XCV400E, XCV600E Bank Pin Description Pin # Bank Pin Description Pin # 7 IO_L132P_Y G28 NA VCCINT T1 7 IO_L133N E31 NA VCCINT T29 7 IO_L133P E30 NA VCCINT W2 7 IO_L134N_Y F29 NA VCCINT W31 7 IO_VREF_L134P_Y F28 NA VCCINT AB2 7 IO_L135N_Y D31 NA VCCINT AB30 7 IO_L135P_Y D30 NA VCCINT AE29 7 IO_L136N E29 NA VCCINT AF1 7 IO_L136P E28 NA VCCINT AH8 NA VCCINT AH24 2CCLK D4 NA VCCINT AJ10 3DONE AH4 NA VCCINT AJ16 NA DXN AH27 NA VCCINT AK22 NA DXP AK29 NA VCCINT AK13 NA M0 AH28 NA VCCINT AK19 NA M1 AH29 NA M2 AJ28 0VCCO A21 NA PROGRAM AH3 0VCCO C29 NA TCK D28 0VCCO D21 NA TDI B3 1VCCO A1 2 TDO C4 1VCCO A11 NA TMS D29 1VCCO D11 2VCCO C3 NA VCCINT A10 2VCCO L4 NA VCCINT A17 2VCCO L1 NA VCCINT B23 3 VCCO AA1 NA VCCINT B26 3 VCCO AA4 NA VCCINT C7 3VCCO AJ3 NA VCCINT C14 4 VCCO AH11 NA VCCINT C19 4VCCO AL1 NA VCCINT F1 4VCCO AL11 NA VCCINT F30 5 VCCO AH21 NA VCCINT K3 5VCCO AL21 NA VCCINT K29 5VCCO AJ29 NA VCCINT N2 6 VCCO AA28 NA VCCINT N29 6 VCCO AA31 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 29 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 12: BG432 — XCV300E, XCV400E, XCV600E Table 12: BG432 — XCV300E, XCV400E, XCV600E Bank Pin Description Pin # Bank Pin Description Pin # 6 VCCO AL31 NA GND AH16 7 VCCO A31 NA GND AJ1 7 VCCO L28 NA GND AJ31 7 VCCO L31 NA GND AK1 NA GND AK2 NA GND A2 NA GND AK30 NA GND A3 NA GND AK31 NA GND A7 NA GND AL2 NA GND A9 NA GND AL3 NA GND A14 NA GND AL7 NA GND A18 NA GND AL9 NA GND A23 NA GND AL14 NA GND A25 NA GND AL18 NA GND A29 NA GND AL23 NA GND A30 NA GND AL25 NA GND B1 NA GND AL29 NA GND B2 NA GND AL30 NA GND B30 Notes: 1. V or I/O option only in the XCV600E; otherwise, I/O REF NA GND B31 option only. 2. V or I/O option only in the XCV400E, XCV600E; REF NA GND C1 otherwise, I/O option only. NA GND C31 NA GND D16 NA GND G1 NA GND G31 NA GND J1 NA GND J31 NA GND P1 NA GND P31 NA GND T4 NA GND T28 NA GND V1 NA GND V31 NA GND AC1 NA GND AC31 NA GND AE1 NA GND AE31 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 30 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 13: BG432 Differential Pin Pair Summary BG432 Differential Pin Pairs XCV300E, XCV400E, XC600E Virtex-E devices have differential pin pairs that can also Vir- Pair Bank P N AO Other tex-E devices have differential pin pairs that can also pro- vide other functions when not used as a differential pair. A √ Pin Pin Functions in the AO column indicates that the pin pair can be used as 16 1 B16 C17 NA IO_LVDS_DLL an asynchronous output for all devices provided in this package. Pairs with a note number in the AO column are 17 1 B15 A15 1 VREF device dependent. They can have asynchronous outputs if the pin pair are in the same CLB row and column in the 18 1 D15 C15 1 - device. Numbers in this column refer to footnotes that indi- 19 1 A13 B14 √ VREF cate which devices have pin pairs than can be asynchro- nous outputs. The Other Functions column indicates 20 1 D14 B13 √ - alternative function(s) not available when the pair is used as 21 1 B12 C13 √ - a differential pair or differential clock. 22 1 C12 D13 √ - Table 13: BG432 Differential Pin Pair Summary XCV300E, XCV400E, XC600E 23 1 C11 D12 √ - Pair Bank P N AO Other 24 1 C10 B10 √ VREF Pin Pin Functions 25 1 D10 C9 1 VREF Global Differential Clock 26 1 B8 A8 1 - 0 4 AL16 AH15 NA IO_DLL_L86P 27 1 B7 C8 √ VREF 1 5 AK16 AL17 NA IO_DLL_L86N 28 1 A6 D8 √ - 2 1 A16 B16 NA IO_DLL_L16P 29 1 D7 B6 2 - 3 0 D17 C17 NA IO_DLL_L16N 30 1 C6 A5 √ VREF IO LVDS 31 1 D6 B5 √ - Total Outputs: 137, Asynchronous Output Pairs: 63 32 1 C5 A4 1 - 00 D27 B29 1 - 33 1 D5 B4 √ CS, WRITE 10 C27 B28 √ - 34 2 D3 C2 √ DIN, D0, BUSY 20 A28 D26 √ VREF 35 2 D2 E4 3 - 30 C26 B27 2 - 36 2 D1 E3 4 - 40 A27 D25 √ - 37 2 E2 F4 1 VREF 50 C25 D24 √ VREF 38 2 E1 F3 5 - 60 D23 B25 1 - 39 2 F2 G4 1 - 70 B24 C24 1 VREF 40 2 G3 G2 √ VREF 80 A24 D22 √ VREF 41 2 H3 H2 4 - 90 B22 C22 √ - 42 2 H1 J4 1 VREF 10 0 D20 C21 √ - 43 2 J2 K4 √ D1 11 0 C20 B21 √ - 44 2 K2 K1 √ D2 12 0 D19 A20 √ - 45 2 L2 M4 4 - 13 0 A19 B19 √ VREF 46 2 M3M21 - 14 0 D18 B18 1 - 47 2 N4 N3 1 - 15 0 B17 C18 1 VREF DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 31 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 13: BG432 Differential Pin Pair Summary Table 13: BG432 Differential Pin Pair Summary XCV300E, XCV400E, XC600E XCV300E, XCV400E, XC600E Pair Bank P N AO Other Pair Bank P N AO Other Pin Pin Functions Pin Pin Functions 48 2 N1 P4 √ D3 80 4 AH12 AK11 √ - 49 2 P3 P2 4 - 81 4 AJ12 AK12 √ - 50 2 R3 R4 1 VREF 82 4 AH13 AJ13 √ - 51 2 R1 T3 √ - 83 4 AL13 AK14 √ VREF 52 3 U4 U2 1 VREF 84 4 AH14 AJ14 1 - 53 3 U1 V3 4 - 85 4 AK15 AJ15 1 VREF 54 3 V4 V2 √ VREF 86 5 AH15 AL17 NA IO_LVDS_DLL 55 3 W3 W4 1 - 87 5 AK17 AJ17 1 VREF 56 3 Y1 Y3 1 - 88 5 AH17 AK18 1 - 57 3 Y4 Y2 4 - 89 5 AL19 AJ18 √ VREF 58 3 AA3 AB1 √ D5 90 5 AH18 AL20 √ - 59 3 AB3 AB4 √ VREF 91 5 AK20 AH19 √ - 60 3 AD1 AC3 1 VREF 92 5 AJ20 AK21 √ - 61 3 AC4 AD2 4 - 93 5 AJ21 AL22 √ - 62 3 AD3 AD4 √ VREF 94 5 AJ22 AK23 √ VREF 63 3 AF2 AE3 1 - 95 5 AH22 AL24 1 VREF 64 3 AE4 AG1 5 - 96 5 AK24 AH23 1 - 65 3 AG2 AF3 1 VREF 97 5 AK25 AJ25 √ VREF 66 3 AF4 AH1 4 - 98 5 AL26 AK26 √ - 67 3 AH2 AG3 3 - 99 5 AH25 AL27 2 - 68 3 AG4 AJ2 √ INIT 100 5 AJ26 AK27 √ VREF 69 4 AJ4 AK3 √ - 101 5 AH26 AL28 √ - 70 4 AH5 AK4 1 - 102 5 AJ27 AK28 1 - 71 4 AJ5 AH6 √ - 103 6 AH30 AJ30 √ - 72 4 AL4 AK5 √ VREF 104 6 AH31 AG28 3 - 73 4 AJ6 AH7 2 - 105 6 AG30 AG29 4 - 74 4 AL5 AK6 √ - 106 6 AG31 AF28 1 VREF 75 4 AJ7 AL6 √ VREF 107 6 AF30 AF29 5 - 76 4 AH9 AJ8 1 - 108 6 AF31 AE28 1 - 77 4 AK8 AJ9 1 VREF 109 6 AD28 AE30 √ VREF 78 4 AL8 AK9 √ VREF 110 6 AD31 AD30 4 - 79 4 AK10 AL10 √ - 111 6 AC29 AC28 1 VREF Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 32 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 13: BG432 Differential Pin Pair Summary BG560 Ball Grid Array Packages XCV300E, XCV400E, XC600E XCV1000E, XCV1600E, and XCV2000E devices in BG560 Pair Bank P N AO Other Ball Grid Array packages have footprint compatibility. Pins labeled I0_VREF can be used as either in all parts unless Pin Pin Functions device-dependent as indicated in the footnotes. If the pin is 112 6 AB29 AB28 √ VREF not used as V , it can be used as general I/O. Immedi- REF ately following Table 14, see Table 15 for Differential Pair 113 6 AA29 AB31 √ - information. 114 6 Y29 Y28 4 - Table 14: BG560 — XCV400E, XCV600E, XCV1000E, 115 6 Y31 Y30 1 - XCV1600E, XCV2000E 116 6 W30 W29 1 - Bank Pin Description Pin# See Note 117 6 V29 V28 √ VREF 0GCK3 A17 0IO A27 118 6 U29 V30 4 - 0IO B25 119 6 U30 U28 1 VREF 0IO C28 120 7 R29 T31 √ - 0IO C30 121 7 R31 R30 1 VREF 0IO D30 122 7 P28 P29 4 - 0 IO_L0N E28 123 7 N30 P30 √ VREF 0 IO_VREF_L0P D29 3 124 7 N31 N28 1 - 0 IO_L1N_YY D28 125 7 M28 M29 1 - 0 IO_L1P_YY A31 126 7 L30 M30 4 - 0 IO_VREF_L2N_YY E27 127 7 K30 K31 √ - 0 IO_L2P_YY C29 128 7 J30 K28 √ VREF 0 IO_L3N_Y B30 129 7 J28 J29 1 VREF 0 IO_L3P_Y D27 130 7 G30 H30 4 - 0 IO_L4N_YY E26 131 7 F31 H28 √ VREF 0 IO_L4P_YY B29 132 7 G28 G29 1 - 0 IO_VREF_L5N_YY D26 133 7 E30 E31 5 - 0 IO_L5P_YY C27 134 7 F28 F29 1 VREF 0 IO_L6N_Y E25 135 7 D30 D31 4 - 0 IO_VREF_L6P_Y A28 1 0 IO_L7N_Y D25 136 7 E28 E29 3 - 0 IO_L7P_Y C26 Notes: 1. AO in the XCV300E, 600E. 0 IO_VREF_L8N_Y E24 4 2. AO in the XCV300E. 3. AO in the XCV400E, 600E. 0IO_L8P_Y B26 4. AO in the XCV300E, 400E. 0 IO_L9N_Y C25 5. AO in the XCV600E. 0 IO_L9P_Y D24 0 IO_VREF_L10N_YY E23 0 IO_L10P_YY A25 0 IO_L11N_YY D23 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 33 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 14: BG560 — XCV400E, XCV600E, XCV1000E, Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E XCV1600E, XCV2000E Bank Pin Description Pin# See Note Bank Pin Description Pin# See Note 0 IO_L11P_YY B24 1 IO_L25P_Y C15 0 IO_L12N_Y E22 1 IO_L26N_YY D15 0 IO_L12P_Y C23 1 IO_VREF_L26P_YY E15 0 IO_L13N_YY A23 1 IO_L27N_YY C14 0 IO_L13P_YY D22 1 IO_L27P_YY D14 0 IO_VREF_L14N_YY E21 3 1 IO_L28N_Y A13 0 IO_L14P_YY B22 1 IO_L28P_Y E14 0 IO_L15N_Y D21 1 IO_L29N_YY C13 0 IO_L15P_Y C21 1 IO_VREF_L29P_YY D13 3 0 IO_L16N_YY B21 1 IO_L30N_YY C12 0 IO_L16P_YY E20 1 IO_L30P_YY E13 0 IO_VREF_L17N_YY D20 1 IO_L31N_Y A11 0 IO_L17P_YY C20 1 IO_L31P_Y D12 0 IO_L18N_Y B20 1 IO_L32N_YY B11 0 IO_L18P_Y E19 1 IO_L32P_YY C11 0 IO_L19N_Y D19 1 IO_L33N_YY B10 0 IO_L19P_Y C19 1 IO_VREF_L33P_YY D11 0 IO_VREF_L20N_Y A19 1 IO_L34N_Y C10 0 IO_L20P_Y D18 1 IO_L34P_Y A9 0 IO_LVDS_DLL_L21N C18 1 IO_L35N_Y C9 0 IO_VREF E18 2 1 IO_VREF_L35P_Y D10 4 1 IO_L36N_Y A8 1GCK2 D17 1 IO_L36P_Y B8 1IO A3 1 IO_L37N_Y E10 1IO D9 1 IO_VREF_L37P_Y C8 1 1IO E8 1 IO_L38N_YY B7 1IO E11 1 IO_VREF_L38P_YY A6 1 IO_LVDS_DLL_L21P E17 1 IO_L39N_YY C7 1 IO_VREF_L22N_Y C17 2 1 IO_L39P_YY D8 1 IO_L22P_Y B17 1 IO_L40N_Y A5 1 IO_L23N_Y B16 1 IO_L40P_Y B5 1 IO_VREF_L23P_Y D16 1 IO_L41N_YY C6 1 IO_L24N_Y E16 1 IO_VREF_L41P_YY D7 1 IO_L24P_Y C16 1 IO_L42N_YY A4 1 IO_L25N_Y A15 1 IO_L42P_YY B4 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 34 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 14: BG560 — XCV400E, XCV600E, XCV1000E, Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E XCV1600E, XCV2000E Bank Pin Description Pin# See Note Bank Pin Description Pin# See Note 1 IO_L43N_Y C5 2 IO_L58P_Y M5 1 IO_VREF_L43P_Y E7 3 2 IO_L58N_Y L3 1 IO_WRITE_L44N_YY D6 2 IO_L59P_Y L1 1 IO_CS_L44P_YY A2 2 IO_L59N_Y M4 2 IO_VREF_L60P_Y N5 3 2IO D3 2 IO_L60N_Y M2 2IO F3 2 IO_L61P_Y N4 2IO G1 2 IO_L61N_Y N3 2IO J2 2 IO_L62P_Y N2 2 IO_DOUT_BUSY_L45P_YY D4 2 IO_L62N_Y P5 2 IO_DIN_D0_L45N_YY E4 2 IO_VREF_L63P_YY P4 2 IO_L46P_Y F5 2 IO_D3_L63N_YY P3 2 IO_VREF_L46N_Y B3 3 2 IO_L64P_Y P2 2 IO_L47P_Y F4 2 IO_L64N_Y R5 2 IO_L47N_Y C1 2 IO_L65P_Y R4 2 IO_VREF_L48P_Y G5 2 IO_L65N_Y R3 2 IO_L48N_Y E3 2 IO_VREF_L66P_Y R1 2 IO_L49P_Y D2 2 IO_L66N_Y T4 2 IO_L49N_Y G4 2 IO_L67P_Y T5 2 IO_L50P_Y H5 2 IO_VREF_L67N_Y T3 2 2 IO_L50N_Y E2 2 IO_L68P_YY T2 2 IO_VREF_L51P_YY H4 2 IO_L68N_YY U3 2 IO_L51N_YY G3 2 IO_L52P_Y J5 3 IO AE3 2 IO_VREF_L52N_Y F1 1 3IO AF3 2 IO_L53P_Y J4 3IO AH3 2 IO_L53N_Y H3 3 IO AK3 2 IO_VREF_L54P_Y K5 4 3 IO_VREF_L69P_Y U1 2 2 IO_L54N_Y H2 3 IO_L69N_Y U2 2 IO_L55P_Y J3 3 IO_L70P_Y V2 2 IO_L55N_Y K4 3 IO_VREF_L70N_Y V4 2 IO_VREF_L56P_YY L5 3 IO_L71P_Y V5 2 IO_D1_L56N_YY K3 3 IO_L71N_Y V3 2 IO_D2_L57P_YY L4 3 IO_L72P_Y W1 2 IO_L57N_YY K2 3 IO_L72N_Y W3 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 35 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 14: BG560 — XCV400E, XCV600E, XCV1000E, Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E XCV1600E, XCV2000E Bank Pin Description Pin# See Note Bank Pin Description Pin# See Note 3 IO_D4_L73P_YY W4 3 IO_VREF_L90N_Y AH4 3 3 IO_VREF_L73N_YY W5 3 IO_D7_L91P_YY AJ4 3 IO_L74P_Y Y3 3 IO_INIT_L91N_YY AH5 3 IO_L74N_Y Y4 3IO U4 3 IO_L75P_Y AA1 3 IO_L75N_Y Y5 4GCK0 AL17 3 IO_L76P_Y AA3 4IO AJ8 3 IO_VREF_L76N_Y AA4 3 4 IO AJ11 3 IO_L77P_Y AB3 4 IO AK6 3 IO_L77N_Y AA5 4 IO AK9 3 IO_L78P_Y AC1 4 IO_L92P_YY AL4 3 IO_L78N_Y AB4 4 IO_L92N_YY AJ6 3 IO_L79P_YY AC3 4 IO_L93P_Y AK5 3 IO_D5_L79N_YY AB5 4 IO_VREF_L93N_Y AN3 3 3 IO_D6_L80P_YY AC4 4 IO_L94P_YY AL5 3 IO_VREF_L80N_YY AD3 4 IO_L94N_YY AJ7 3 IO_L81P_Y AE1 4 IO_VREF_L95P_YY AM4 3 IO_L81N_Y AC5 4 IO_L95N_YY AM5 3 IO_L82P_Y AD4 4 IO_L96P_Y AK7 3 IO_VREF_L82N_Y AF1 4 4 IO_L96N_Y AL6 3 IO_L83P_Y AF2 4 IO_L97P_YY AM6 3 IO_L83N_Y AD5 4 IO_L97N_YY AN6 3 IO_L84P_Y AG2 4 IO_VREF_L98P_YY AL7 3 IO_VREF_L84N_Y AE4 1 4 IO_L98N_YY AJ9 3 IO_L85P_YY AH1 4 IO_L99P_Y AN7 3 IO_VREF_L85N_YY AE5 4 IO_VREF_L99N_Y AL8 1 3 IO_L86P_Y AF4 4 IO_L100P_Y AM8 3 IO_L86N_Y AJ1 4 IO_L100N_Y AJ10 3 IO_L87P_Y AJ2 4 IO_VREF_L101P_Y AL9 4 3 IO_L87N_Y AF5 4 IO_L101N_Y AM9 3 IO_L88P_Y AG4 4 IO_L102P_Y AK10 3 IO_VREF_L88N_Y AK2 4 IO_L102N_Y AN9 3 IO_L89P_Y AJ3 4 IO_VREF_L103P_YY AL10 3 IO_L89N_Y AG5 4 IO_L103N_YY AM10 3 IO_L90P_Y AL1 4 IO_L104P_YY AL11 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 36 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 14: BG560 — XCV400E, XCV600E, XCV1000E, Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E XCV1600E, XCV2000E Bank Pin Description Pin# See Note Bank Pin Description Pin# See Note 4 IO_L104N_YY AJ12 5 IO_L118N_Y AM20 4 IO_L105P_Y AN11 5 IO_L119P_YY AJ19 4 IO_L105N_Y AK12 5 IO_VREF_L119N_YY AL20 4 IO_L106P_YY AL12 5 IO_L120P_YY AN21 4 IO_L106N_YY AM12 5 IO_L120N_YY AL21 4 IO_VREF_L107P_YY AK13 3 5 IO_L121P_Y AJ20 4 IO_L107N_YY AL13 5 IO_L121N_Y AM22 4 IO_L108P_Y AM13 5 IO_L122P_YY AK21 4 IO_L108N_Y AN13 5 IO_VREF_L122N_YY AN23 3 4 IO_L109P_YY AJ14 5 IO_L123P_YY AJ21 4 IO_L109N_YY AK14 5 IO_L123N_YY AM23 4 IO_VREF_L110P_YY AM14 5 IO_L124P_Y AK22 4 IO_L110N_YY AN15 5 IO_L124N_Y AM24 4 IO_L111P_Y AJ15 5 IO_L125P_YY AL23 4 IO_L111N_Y AK15 5 IO_L125N_YY AJ22 4 IO_L112P_Y AL15 5 IO_L126P_YY AK23 4 IO_L112N_Y AM16 5 IO_VREF_L126N_YY AL24 4 IO_VREF_L113P_Y AL16 5 IO_L127P_Y AN26 4 IO_L113N_Y AJ16 5 IO_L127N_Y AJ23 4 IO_L114P_Y AK16 5 IO_L128P_Y AK24 4 IO_VREF_L114N_Y AN17 2 5 IO_VREF_L128N_Y AM26 4 4 IO_LVDS_DLL_L115P AM17 5 IO_L129P_Y AM27 5 IO_L129N_Y AJ24 5GCK1 AJ17 5 IO_L130P_Y AL26 5IO AL25 5 IO_VREF_L130N_Y AK25 1 5IO AL28 5 IO_L131P_YY AN29 5IO AL30 5 IO_VREF_L131N_YY AJ25 5IO AN28 5 IO_L132P_YY AK26 5 IO_LVDS_DLL_L115N AM18 5 IO_L132N_YY AM29 5 IO_VREF AL18 2 5 IO_L133P_Y AM30 5 IO_L116P_Y AK18 5 IO_L133N_Y AJ26 5 IO_VREF_L116N_Y AJ18 5 IO_L134P_YY AK27 5 IO_L117P_Y AN19 5 IO_VREF_L134N_YY AL29 5 IO_L117N_Y AL19 5 IO_L135P_YY AN31 5 IO_L118P_Y AK19 5 IO_L135N_YY AJ27 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 37 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 14: BG560 — XCV400E, XCV600E, XCV1000E, Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E XCV1600E, XCV2000E Bank Pin Description Pin# See Note Bank Pin Description Pin# See Note 5 IO_L136P_Y AM31 6 IO_L151N_Y AB31 5 IO_VREF_L136N_Y AK28 3 6 IO_L151P_Y AA29 6 IO_VREF_L152N_Y AA30 3 6IO AE33 6 IO_L152P_Y AA31 6IO AF31 6 IO_L153N_Y AA32 6IO AJ32 6 IO_L153P_Y Y29 6IO AL33 6 IO_L154N_Y AA33 6 IO_L137N_YY AH29 6 IO_L154P_Y Y30 6 IO_L137P_YY AJ30 6 IO_VREF_L155N_YY Y32 6 IO_L138N_Y AK31 6 IO_L155P_YY W29 6 IO_VREF_L138P_Y AH30 3 6 IO_L156N_Y W30 6 IO_L139N_Y AG29 6 IO_L156P_Y W31 6 IO_L139P_Y AJ31 6 IO_L157N_Y W33 6 IO_VREF_L140N_Y AK32 6 IO_L157P_Y V30 6 IO_L140P_Y AG30 6 IO_VREF_L158N_Y V29 6 IO_L141N_Y AH31 6 IO_L158P_Y V31 6 IO_L141P_Y AF29 6 IO_L159N_Y V32 6 IO_L142N_Y AH32 6 IO_VREF_L159P_Y U33 2 6 IO_L142P_Y AF30 6IO U29 6 IO_VREF_L143N_YY AE29 6 IO_L143P_YY AH33 7IO E30 6 IO_L144N_Y AG33 7IO F29 6 IO_VREF_L144P_Y AE30 1 7IO F33 6 IO_L145N_Y AD29 7IO G30 6 IO_L145P_Y AF32 7IO K30 6 IO_VREF_L146N_Y AE31 4 7 IO_L160N_YY U31 6 IO_L146P_Y AD30 7 IO_L160P_YY U32 6 IO_L147N_Y AE32 7 IO_VREF_L161N_Y T32 2 6 IO_L147P_Y AC29 7 IO_L161P_Y T30 6 IO_VREF_L148N_YY AD31 7 IO_L162N_Y T29 6 IO_L148P_YY AC30 7 IO_VREF_L162P_Y T31 6 IO_L149N_YY AB29 7 IO_L163N_Y R33 6 IO_L149P_YY AC31 7 IO_L163P_Y R31 6 IO_L150N_Y AC33 7 IO_L164N_Y R30 6 IO_L150P_Y AB30 7 IO_L164P_Y R29 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 38 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 14: BG560 — XCV400E, XCV600E, XCV1000E, Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E XCV1600E, XCV2000E Bank Pin Description Pin# See Note Bank Pin Description Pin# See Note 7 IO_L165N_YY P32 7 IO_VREF_L182P_Y D31 3 7 IO_VREF_L165P_YY P31 7 IO_L166N_Y P30 2CCLK C4 7 IO_L166P_Y P29 3DONE AJ5 7 IO_L167N_Y M32 NA DXN AK29 7 IO_L167P_Y N31 NA DXP AJ28 7 IO_L168N_Y N30 NA M0 AJ29 7 IO_VREF_L168P_Y L33 3 NA M1 AK30 7 IO_L169N_Y M31 NA M2 AN32 7 IO_L169P_Y L32 NA PROGRAM AM1 7 IO_L170N_Y M30 NA TCK E29 7 IO_L170P_Y L31 NA TDI D5 7 IO_L171N_YY M29 2TDO E6 7 IO_L171P_YY J33 NA TMS B33 7 IO_L172N_YY L30 7 IO_VREF_L172P_YY K31 NA NC C31 7 IO_L173N_Y L29 NA NC AC2 7 IO_L173P_Y H33 NA NC AK4 7 IO_L174N_Y J31 NA NC AL3 7 IO_VREF_L174P_Y H32 4 7 IO_L175N_Y K29 NA VCCINT A21 7 IO_L175P_Y H31 NA VCCINT B12 7 IO_L176N_Y J30 NA VCCINT B14 7 IO_VREF_L176P_Y G32 1 NA VCCINT B18 7 IO_L177N_YY J29 NA VCCINT B28 7 IO_VREF_L177P_YY G31 NA VCCINT C22 7 IO_L178N_Y E33 NA VCCINT C24 7 IO_L178P_Y E32 NA VCCINT E9 7 IO_L179N_Y H29 NA VCCINT E12 7 IO_L179P_Y F31 NA VCCINT F2 7 IO_L180N_Y D32 NA VCCINT H30 7 IO_VREF_L180P_Y E31 NA VCCINT J1 7 IO_L181N_Y G29 NA VCCINT K32 7 IO_L181P_Y C33 NA VCCINT M3 7 IO_L182N_Y F30 NA VCCINT N1 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 39 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 14: BG560 — XCV400E, XCV600E, XCV1000E, Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E XCV1600E, XCV2000E Bank Pin Description Pin# See Note Bank Pin Description Pin# See Note NA VCCINT N29 2VCCO M1 NA VCCINT N33 2VCCO R2 NA VCCINT U5 3VCCO V1 NA VCCINT U30 3 VCCO AA2 NA VCCINT Y2 3VCCO AD1 NA VCCINT Y31 3 VCCO AK1 NA VCCINT AB2 3VCCO AL2 NA VCCINT AB32 4VCCO AN4 NA VCCINT AD2 4VCCO AN8 NA VCCINT AD32 4 VCCO AN12 NA VCCINT AG3 4VCCO AM2 NA VCCINT AG31 4VCCO AM15 NA VCCINT AJ13 5VCCO AL31 NA VCCINT AK8 5VCCO AM21 NA VCCINT AK11 5 VCCO AN18 NA VCCINT AK17 5 VCCO AN24 NA VCCINT AK20 5 VCCO AN30 NA VCCINT AL14 6VCCO W32 NA VCCINT AL22 6 VCCO AB33 NA VCCINT AL27 6VCCO AF33 NA VCCINT AN25 6 VCCO AK33 6VCCO AM32 0 VCCO A22 7VCCO C32 0 VCCO A26 7VCCO D33 0 VCCO A30 7VCCO K33 0 VCCO B19 7VCCO N32 0 VCCO B32 7VCCO T33 1 VCCO A10 1 VCCO A16 NA GND A1 1 VCCO B13 NA GND A7 1 VCCO C3 NA GND A12 1 VCCO E5 NA GND A14 2 VCCO B2 NA GND A18 2 VCCO D1 NA GND A20 2 VCCO H1 NA GND A24 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 40 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 14: BG560 — XCV400E, XCV600E, XCV1000E, Table 14: BG560 — XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E XCV1600E, XCV2000E Bank Pin Description Pin# See Note Bank Pin Description Pin# See Note NA GND A29 NA GND AL32 NA GND A32 NA GND AM3 NA GND A33 NA GND AM7 NA GND B1 NA GND AM11 NA GND B6 NA GND AM19 NA GND B9 NA GND AM25 NA GND B15 NA GND AM28 NA GND B23 NA GND AM33 NA GND B27 NA GND AN1 NA GND B31 NA GND AN2 NA GND C2 NA GND AN5 NA GND E1 NA GND AN10 NA GND F32 NA GND AN14 NA GND G2 NA GND AN16 NA GND G33 NA GND AN20 NA GND J32 NA GND AN22 NA GND K1 NA GND AN27 NA GND L2 NA GND AN33 NA GND M33 Notes: 1. V or I/O option only in the XCV2000E; otherwise, I/O REF NA GND P1 option only. 2. V or I/O option only in the XCV1600E & 2000E; REF NA GND P33 otherwise, I/O option only. NA GND R32 3. V or I/O option only in the XCV1000E, 1600E, & 2000E; REF otherwise, I/O option only. NA GND T1 4. V or I/O option only in the XCV600E, 1000E, 1600E, & REF 2000E; otherwise, I/O option only. NA GND V33 NA GND W2 NA GND Y1 NA GND Y33 NA GND AB1 NA GND AC32 NA GND AD33 NA GND AE2 NA GND AG1 NA GND AG32 NA GND AH2 NA GND AJ33 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 41 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 15: BG560 Differential Pin Pair Summary BG560 Differential Pin Pairs XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E Virtex-E devices have differential pin pairs that can also pro- vide other functions when not used as a differential pair. A √ P N Other in the AO column indicates that the pin pair can be used as Pair Bank Pin Pin AO Functions an asynchronous output for all devices provided in this 16 0 E20 B21 √ - package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if 17 0 C20 D20 √ VREF the pin pair are in the same CLB row and column in the device. Numbers in this column refer to footnotes that indi- 18 0 E19 B20 9 - cate which devices have pin pairs than can be asynchro- 19 0 C19 D19 7 - nous outputs. The Other Functions column indicates alternative function(s) not available when the pair is used as 20 0 D18 A19 7 VREF a differential pair or differential clock. 21 1 E17 C18 NA IO_LVDS_DLL Table 15: BG560 Differential Pin Pair Summary 22 1 B17 C17 2 VREF XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E P N Other 23 1 D16 B16 7 VREF Pair Bank Pin Pin AO Functions 24 1 C16 E16 7 - Global Differential Clock 25 1 C15 A15 9 - 0 4 AL17 AM17 NA IO_DLL_L15P 26 1 E15 D15 √ VREF 1 5 AJ17 AM18 NA IO_DLL_L15N 27 1 D14 C14 √ - 2 1 D17 E17 NA IO_DLL_L21P 28 1 E14 A13 3 - 3 0 A17 C18 NA IO_DLL_L21N 29 1 D13 C13 √ VREF IO LVDS 30 1 E13 C12 √ - Total Outputs: 183, Asynchronous Outputs: 87 31 1 D12 A11 8 - 00 D29 E28 8 VREF 32 1 C11 B11 √ - 10 A31 D28 √ - 33 1 D11 B10 √ VREF 20 C29 E27 √ VREF 34 1 A9 C10 10 - 30 D27 B30 3 - 35 1 D10 C9 7 VREF 40 B29 E26 √ - 36 1 B8 A8 7 - 50 C27 D26 √ VREF 37 1 C8 E10 5 VREF 60 A28 E25 9 VREF 38 1 A6 B7 √ VREF 70 C26 D25 7 - 39 1 D8 C7 √ - 80 B26 E24 7 VREF 40 1 B5 A5 11 - 90 D24 C25 2 - 41 1 D7 C6 √ VREF 10 0 A25 E23 √ VREF 42 1 B4 A4 √ - 11 0 B24 D23 √ - 43 1 E7 C5 12 VREF 12 0 C23 E22 8 - 44 1 A2 D6 √ CS 13 0 D22 A23 √ - 45 2 D4 E4 √ DIN, D0 14 0 B22 E21 √ VREF 46 2 F5 B3 17 VREF 15 0 C21 D21 3 - Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 42 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 15: BG560 Differential Pin Pair Summary Table 15: BG560 Differential Pin Pair Summary XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E P N Other P N Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 47 2 F4 C1 14 - 783AC1 AB4 17 - 48 2 G5 E3 15 VREF 793AC3 AB5 √ D5 49 2 D2 G4 16 - 803AC4 AD3 √ VREF 50 2 H5 E2 15 - 81 3 AE1 AC5 4 - 51 2 H4 G3 √ VREF 82 3 AD4 AF1 18 VREF 52 2 J5 F1 17 VREF 83 3 AF2 AD5 14 - 53 2 J4 H3 14 - 84 3 AG2 AE4 20 VREF 54 2 K5 H2 18 VREF 85 3 AH1 AE5 √ VREF 55 2 J3 K4 19 - 86 3 AF4 AJ1 15 - 56 2 L5 K3 √ D1 87 3 AJ2 AF5 14 - 57 2 L4 K2 √ D2 88 3 AG4 AK2 15 VREF 58 2 M5 L3 17 - 89 3 AJ3 AG5 14 - 59 2 L1 M4 14 - 90 3 AL1 AH4 14 VREF 60 2 N5 M2 15 VREF 91 3 AJ4 AH5 √ INIT 61 2 N4 N3 16 - 92 4 AL4 AJ6 √ - 62 2 N2 P5 15 - 93 4 AK5 AN3 8 VREF 63 2 P4 P3 √ D3 94 4 AL5 AJ7 √ - 64 2 P2 R5 17 - 95 4 AM4 AM5 √ VREF 65 2 R4 R3 14 - 96 4 AK7 AL6 3 - 66 2 R1 T4 18 VREF 97 4 AM6 AN6 √ - 67 2 T5 T3 19 VREF 98 4 AL7 AJ9 √ VREF 68 2 T2 U3 √ - 99 4 AN7 AL8 9 VREF 69 3 U1 U2 19 VREF 100 4 AM8 AJ10 7 - 70 3 V2 V4 18 VREF 101 4 AL9 AM9 7 VREF 71 3 V5 V3 14 - 102 4 AK10 AN9 2 - 72 3 W1 W3 17 - 103 4 AL10 AM10 √ VREF 73 3 W4 W5 √ VREF 104 4 AL11 AJ12 √ - 74 3 Y3 Y4 15 - 105 4 AN11 AK12 8 - 75 3 AA1 Y5 16 - 106 4 AL12 AM12 √ - 76 3 AA3 AA4 15 VREF 107 4 AK13 AL13 √ VREF 77 3 AB3 AA5 14 - 108 4 AM13 AN13 3 - DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 43 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 15: BG560 Differential Pin Pair Summary Table 15: BG560 Differential Pin Pair Summary XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E P N Other P N Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 109 4 AJ14 AK14 √ - 140 6 AG30 AK32 15 VREF 110 4 AM14 AN15 √ VREF 141 6 AF29 AH31 16 - 111 4 AJ15 AK15 1 - 142 6 AF30 AH32 15 - 112 4 AL15 AM16 7 - 143 6 AH33 AE29 √ VREF 113 4 AL16 AJ16 7 VREF 144 6 AE30 AG33 17 VREF 114 4 AK16 AN17 2 VREF 145 6 AF32 AD29 14 - 115 5 AM17 AM18 NA IO_LVDS_DLL 146 6 AD30 AE31 18 VREF 116 5 AK18 AJ18 7 VREF 1476AC29 AE32 19 - 117 5 AN19 AL19 7 - 148 6 AC30 AD31 √ VREF 118 5 AK19 AM20 9 - 1496AC31 AB29 √ - 119 5 AJ19 AL20 √ VREF 150 6 AB30 AC33 17 - 120 5 AN21 AL21 √ - 151 6 AA29 AB31 14 - 121 5 AJ20 AM22 3 - 152 6 AA31 AA30 15 VREF 122 5 AK21 AN23 √ VREF 153 6 Y29 AA32 16 - 123 5 AJ21 AM23 √ - 154 6 Y30 AA33 15 - 124 5 AK22 AM24 8 - 155 6 W29 Y32 √ VREF 125 5 AL23 AJ22 √ - 156 6 W31 W30 17 - 126 5 AK23 AL24 √ VREF 157 6 V30 W33 14 - 127 5 AN26 AJ23 13 - 158 6 V31 V29 18 VREF 128 5 AK24 AM26 7 VREF 159 6 U33 V32 19 VREF 129 5 AM27 AJ24 7 - 160 7 U32 U31 √ - 130 5 AL26 AK25 5 VREF 161 7 T30 T32 19 VREF 131 5 AN29 AJ25 √ VREF 162 7 T31 T29 18 VREF 132 5 AK26 AM29 √ - 163 7 R31 R33 14 - 133 5 AM30 AJ26 11 - 164 7 R29 R30 17 - 134 5 AK27 AL29 √ VREF 165 7 P31 P32 √ VREF 135 5 AN31 AJ27 √ - 166 7 P29 P30 15 - 136 5 AM31 AK28 12 VREF 167 7 N31 M32 16 - 137 6 AJ30 AH29 √ - 168 7 L33 N30 15 VREF 138 6 AH30 AK31 17 VREF 169 7 L32 M31 14 - 139 6 AJ31 AG29 14 - 170 7 L31 M30 17 - Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 44 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 15: BG560 Differential Pin Pair Summary FG256 Fine-Pitch Ball Grid Array Packages XCV400E, XCV600E, XCV1000E, XCV1600E, XCV2000E XCV50E, XCV100E, XCV200E, and XCV300E devices in P N Other FG256 fine-pitch Ball Grid Array packages have footprint compatibility. Pins labeled I0_VREF can be used as either Pair Bank Pin Pin AO Functions in all parts unless device-dependent as indicated in the foot- 171 7 J33 M29 √ - notes. If the pin is not used as V , it can be used as gen- REF eral I/O. Immediately following Table 16, see Table 17 for 172 7 K31 L30 √ VREF Differential Pair information. 173 7 H33 L29 4 - Table 16: FG256 Package — XCV50E, XCV100E, 174 7 H32 J31 18 VREF XCV200E, XCV300E Bank Pin Description Pin # 175 7 H31 K29 14 - 0GCK3 B8 176 7 G32 J30 20 VREF 0IO B3 177 7 G31 J29 √ VREF 0IO E7 178 7 E32 E33 15 - 0IO D8 179 7 F31 H29 14 - 0IO_L0N_Y C5 180 7 E31 D32 15 VREF 2 0 IO_VREF_L0P_Y A3 181 7 C33 G29 14 - 0 IO_L1N_YY D5 182 7 D31 F30 14 VREF 0 IO_L1P_YY E6 Notes: 0 IO_VREF_L2N_YY B4 1. AO in the XCV1600E. 0 IO_L2P_YY A4 2. AO in the XCV2000E. 3. AO in the XCV1600E, 2000E. 0IO_L3N_Y D6 4. AO in the XCV1000E, 1600E. 0 IO_L3P_Y B5 5. AO in the XCV1000E, 2000E. 1 0 IO_VREF_L4N_YY C6 6. AO in the XCV1000E. 7. AO in the XCV1000E, 1600E, 2000E. 0 IO_L4P_YY A5 8. AO in the XCV600E, 1600E. 0 IO_L5N_YY B6 9. AO in the XCV400E, 600E, 1600E. 10. AO in the XCV400E, 600E, 1000E, 2000E. 0 IO_L5P_YY C7 11. AO in the XCV400E, 600E, 1000E. 0IO_L6N_Y D7 12. AO in the XCV400E, 1000E, 2000E. 0 IO_L6P_Y C8 13. AO in the XCV400E, 600E, 1000E, 1600E. 14. AO in the XCV400E, 1000E, 1600E. 0 IO_VREF_L7N_Y B7 15. AO in the XCV600E, 1000E, 2000E. 0 IO_L7P_Y A6 16. AO in the XCV600E, 2000E. 0 IO_LVDS_DLL_L8N A7 17. AO in the XCV400E, 600E, 1600E, 2000E. 18. AO in the XCV600E, 1000E, 1600E, 2000E. 19. AO in the XCV400E, 600E, 2000E. 1GCK2 C9 20. AO in the XCV400E, 1000E. 1IOB10 1 IO_LVDS_DLL_L8P A8 1IO_L9N_Y D9 1 IO_L9P_Y A9 1 IO_L10N_Y E10 1 IO_VREF_L10P_Y B9 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 45 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 16: FG256 Package — XCV50E, XCV100E, Table 16: FG256 Package — XCV50E, XCV100E, XCV200E, XCV300E XCV200E, XCV300E Bank Pin Description Pin # Bank Pin Description Pin # 1 IO_L11N_Y A10 2 IO_VREF_L28P_Y H13 1 IO_L11P_Y D10 2 IO_D3_L28N_Y G16 1 IO_L12N_YY C10 2 IO_L29P J13 1 IO_L12P_YY A11 2 IO_L29N H15 1 IO_L13N_YY B11 2 IO_L30P_YY H14 1 1 IO_VREF_L13P_YY E11 2 IO_L30N_YY H16 1 IO_L14N_Y A12 1 IO_L14P_Y D11 3IO J15 1 IO_L15N_YY A13 3 IO_L31P K15 1 IO_VREF_L15P_YY C11 3 IO_L31N J14 1 IO_L16N_YY B12 3 IO_D4_L32P_Y J16 1 IO_L16P_YY D12 3 IO_VREF_L32N_Y K16 2 1 IO_VREF_L17N_Y A14 3 IO_L33P_YY K12 1 IO_L17P_Y C12 3 IO_L33N_YY L15 1 IO_WRITE_L18N_YY C13 3 IO_L34P K13 1 IO_CS_L18P_YY B13 3 IO_L34N L16 3 IO_L35P_YY K14 2 IO_DOUT_BUSY_L19P_YY C15 3 IO_D5_L35N_YY M16 2 IO_DIN_D0_L19N_YY D14 3 IO_D6_L36P_Y N16 1 2 IO_L20P B16 3 IO_VREF_L36N_Y L13 2 2 IO_VREF_L20N E13 3 IO_L37P P16 2 IO_L21P_YY C16 3 IO_L37N L12 2 IO_L21N_YY E14 3 IO_L38P_Y M15 2 IO_VREF_L22P_Y F13 3 IO_VREF_L38N_Y L14 2 IO_L22N_Y E15 3 IO_L39P_YY M14 2 IO_L23P F12 3 IO_L39N_YY R16 2 2 IO_L23N D16 3 IO_VREF_L40P M13 1 2 IO_VREF_L24P_Y F14 3 IO_L40N T15 2 IO_D1_L24N_Y E16 3 IO_D7_L41P_YY N14 2 IO_D2_L25P_YY F15 3 IO_INIT_L41N_YY N15 2 IO_L25N_YY G13 2 IO_L26P F16 4GCK0 N8 2 IO_L26N G12 4IOP10 2 IO_L27P_YY G15 4 IO_L42P_YY T14 2 IO_L27N_YY G14 4 IO_L42N_YY P13 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 46 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 16: FG256 Package — XCV50E, XCV100E, Table 16: FG256 Package — XCV50E, XCV100E, XCV200E, XCV300E XCV200E, XCV300E Bank Pin Description Pin # Bank Pin Description Pin # 4 IO_L43P_Y P12 5 IO_VREF_L58N_YY T4 2 4 IO_VREF_L43N_Y R13 5 IO_L59P_YY T3 4 IO_L44P_YY N12 5 IO_L59N_YY P5 2 4 IO_L44N_YY T13 5 IO_VREF_L60P_Y T2 4 IO_VREF_L45P_YY T12 5 IO_L60N_Y N5 4 IO_L45N_YY P11 4 IO_L46P_Y R12 6 IO_L61N_YY M3 4 IO_L46N_Y N11 6 IO_L61P_YY R1 1 4 IO_VREF_L47P_YY T11 6 IO_L62N M4 2 4 IO_L47N_YY M11 6 IO_VREF_L62P N2 4 IO_L48P_YY R11 6 IO_L63N_YY L5 4 IO_L48N_YY T10 6 IO_L63P_YY P1 4 IO_L49P_Y R10 6 IO_VREF_L64N_Y N1 4 IO_L49N_Y M10 6 IO_L64P_Y L3 4 IO_VREF_L50P_Y P9 6 IO_L65N M2 4 IO_L50N_Y T9 6 IO_L65P L4 1 4 IO_L51P_Y N10 6 IO_VREF_L66N_Y M1 4 IO_L51N_Y R9 6 IO_L66P_Y K4 4 IO_LVDS_DLL_L52P N9 6 IO_L67N_YY L2 6 IO_L67P_YY L1 5GCK1 R8 6 IO_L68N K3 5IO N7 6 IO_L68P K1 5IO T7 6 IO_L69N_YY K2 5 IO_LVDS_DLL_L52N T8 6 IO_L69P_YY K5 5 IO_L53P_Y R7 6 IO_VREF_L70N_Y J3 5 IO_VREF_L53N_Y P8 6 IO_L70P_Y J1 5 IO_L54P_Y P7 6 IO_L71N J4 5 IO_L54N_Y T6 6 IO_L71P H1 5 IO_L55P_YY M7 6IO J2 5 IO_L55N_YY R6 5 IO_L56P_YY P6 7IO C2 1 5 IO_VREF_L56N_YY R5 7 IO_L72N_YY G1 5 IO_L57P_Y N6 7 IO_L72P_YY H4 5 IO_L57N_Y T5 7 IO_L73N G5 5 IO_L58P_YY M6 7 IO_L73P H2 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 47 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 16: FG256 Package — XCV50E, XCV100E, Table 16: FG256 Package — XCV50E, XCV100E, XCV200E, XCV300E XCV200E, XCV300E Bank Pin Description Pin # Bank Pin Description Pin # 7 IO_L74N_Y G4 NA VCCINT D13 7 IO_VREF_L74P_Y H3 NA VCCINT E5 7 IO_L75N_YY G2 NA VCCINT E12 7 IO_L75P_YY F5 NA VCCINT M5 7 IO_L76N F4 NA VCCINT M12 7 IO_L76P F1 NA VCCINT N4 7 IO_L77N_YY G3 NA VCCINT N13 7 IO_L77P_YY F2 NA VCCINT P3 7 IO_L78N_Y E1 NA VCCINT P14 1 7 IO_VREF_L78P_Y D1 7 IO_L79N E4 0VCCO F8 7 IO_L79P E2 0VCCO E8 7 IO_L80N_Y F3 1VCCO F9 7 IO_VREF_L80P_Y C1 1VCCO E9 7 IO_L81N_YY D2 2VCCO H12 7 IO_L81P_YY E3 2VCCO H11 2 7 IO_VREF_L82N B1 3VCCO J12 7 IO_L82P A2 3VCCO J11 4VCCO M9 2 CCLK D15 4VCCO L9 3DONE R14 5VCCO M8 NA DXN R4 5VCCO L8 NA DXP P4 6VCCO J6 NA M0 N3 6VCCO J5 NA M1 P2 7VCCO H6 NA M2 R3 7VCCO H5 NA PROGRAM P15 NA TCK C4 NA GND T16 NA TDI A15 NA GND T1 2TDO B14 NA GND R15 NA TMS D3 NA GND R2 NA GND L11 NA VCCINT C3 NA GND L10 NA VCCINT C14 NA GND L7 NA VCCINT D4 NA GND L6 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 48 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 16: FG256 Package — XCV50E, XCV100E, FG256 Differential Pin Pairs XCV200E, XCV300E Virtex-E devices have differential pin pairs that can also pro- Bank Pin Description Pin # vide other functions when not used as a differential pair. A √ in the AO column indicates that the pin pair can be used as NA GND K11 an asynchronous output for all devices provided in this NA GND K10 package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if NA GND K9 the pin pair are in the same CLB row and column in the NA GND K8 device. Numbers in this column refer to footnotes that indi- cate which devices have pin pairs than can be asynchro- NA GND K7 nous outputs. The Other Functions column indicates NA GND K6 alternative function(s) not available when the pair is used as a differential pair or differential clock. NA GND J10 Table 17: FG256 Differential Pin Pair Summary NA GND J9 XCV50E, XCV100E, XCV200E, XCV300E NA GND J8 P N Other NA GND J7 Pair Bank Pin Pin AO Functions NA GND H10 Global Differential Clock NA GND H9 0 4 N8 N9 NA IO_DLL_L52P NA GND H8 1 5 R8 T8 NA IO_DLL_L52N NA GND H7 2 1 C9 A8 NA IO_DLL_L8P NA GND G11 3 0 B8 A7 NA IO_DLL_L8N NA GND G10 IO LVDS NA GND G9 Total Pairs: 83, Asynchronous Outputs: 35 NA GND G8 0 0 A3 C5 7 VREF NA GND G7 10 E6 D5 √ - NA GND G6 20 A4 B4 √ VREF 30 B5 D6 2 - NA GND F11 40 A5 C6 √ VREF NA GND F10 50 C7 B6 √ - NA GND F7 6 0 C8 D7 1 - NA GND F6 70 A6 B7 1 VREF NA GND B15 8 1 A8 A7 NA IO_LVDS_DLL NA GND B2 91 A9 D9 2 - NA GND A16 10 1 B9 E10 1 VREF NA GND A1 11 1 D10 A10 1 - Notes: 1. V or I/O option only in the XCV100E, 200E, 300E; 12 1 A11 C10 √ - REF otherwise, I/O option only. 13 1 E11 B11 √ VREF 2. V or I/O option only in the XCV200E, 300E; otherwise, REF I/O option only. 14 1 D11 A12 2 - 15 1 C11 A13 √ VREF 16 1 D12 B12 √ - 17 1 C12 A14 7 VREF 18 1 B13 C13 √ CS DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 49 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 17: FG256 Differential Pin Pair Summary Table 17: FG256 Differential Pin Pair Summary XCV50E, XCV100E, XCV200E, XCV300E XCV50E, XCV100E, XCV200E, XCV300E P N Other P N Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 19 2 C15 D14 √ DIN, D0 55 5 M7 R6 √ - 20 2 B16 E13 6 VREF 56 5 P6 R5 √ VREF 21 2 C16 E14 √ - 57 5 N6 T5 2 - 22 2 F13 E15 1 VREF 58 5 M6 T4 √ VREF 23 2 F12 D16 5 - 59 5 T3 P5 √ - 24 2 F14 E16 3 D1 60 5 T2 N5 7 VREF 25 2 F15 G13 √ D2 61 6 R1 M3 √ - 26 2 F16 G12 6 - 62 6 N2 M4 6 VREF 27 2 G15 G14 √ - 63 6 P1 L5 √ - 28 2 H13 G16 3 D3 64 6 L3 N1 1 VREF 29 2 J13 H15 4 - 65 6 L4 M2 5 - 30 2 H14 H16 √ - 66 6 K4 M1 3 VREF 31 3 K15 J14 4 - 67 6 L1 L2 √ - 32 3 J16 K16 3 VREF 68 6 K1 K3 6 - 33 3 K12 L15 √ - 69 6 K5 K2 √ - 34 3 K13 L16 6 - 70 6 J1 J3 3 VREF 35 3 K14 M16 √ D5 71 6 H1 J4 4 - 36 3 N16 L13 3 VREF 72 7 H4 G1 √ - 37 3 P16 L12 5 - 73 7 H2 G5 4 - 38 3 M15 L14 1 VREF 74 7 H3 G4 3 VREF 39 3 M14 R16 √ - 75 7 F5 G2 √ - 40 3 M13 T15 6 VREF 76 7 F1 F4 6 - 41 3 N14 N15 √ INIT 77 7 F2 G3 √ - 42 4 T14 P13 √ - 78 7 D1 E1 3 VREF 43 4 P12 R13 7 VREF 79 7 E2 E4 5 - 44 4 N12 T13 √ - 80 7 C1 F3 1 VREF 45 4 T12 P11 √ VREF 81 7 E3 D2 √ - 46 4 R12 N11 2 - 82 7 A2 B1 6 VREF 47 4 T11 M11 √ VREF Notes: 1. AO in the XCV50E, 200E, 300E. 48 4 R11 T10 √ - 2. AO in the XCV50E, 200E. 3. AO in the XCV50E, 300E. 49 4 R10 M10 1 - 4. AO in the XCV100E, 200E. 50 4 P9 T9 1 VREF 5. AO in the XCV200E. 6. AO in the XCV100E. 51 4 N10 R9 1 - 7. AO in the XCV50E. 52 5 N9 T8 NA IO_LVDS_DLL 53 5 R7 P8 1 VREF 54 5 P7 T6 1 - Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 50 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 18: FG456 — XCV200E and XCV300E FG456 Fine-Pitch Ball Grid Array Packages Bank Pin Description Pin # XCV200E and XCV300E devices in FG456 fine-pitch Ball Grid Array packages have footprint compatibility. Pins 0 IO_L10N C9 labeled I0_VREF can be used as either in both devices pro- 0 IO_L10P E10 vided in this package. If the pin is not used as V , it can be REF used as general I/O. Immediately following Table 18, see 0 IO_VREF_L11N_YY A9 Table 19 for Differential Pair information. 0 IO_L11P_YY C10 Table 18: FG456 — XCV200E and XCV300E 0 IO_L12N_Y F11 Bank Pin Description Pin # 0 IO_L12P_Y B10 0GCK3 C11 0 IO_LVDS_DLL_L13N B11 1 0IO A2 0IO A3 1GCK2 A11 1 0IO A6 1 1IO A12 0IO A10 1IO A14 0IO B5 1 1IO B16 0IO B9 1IO B19 0IO C5 1IO E13 0IO D8 1IO E15 0IO D10 1IO E16 1 0IO E11 1 1IO E17 0IO_L0N D5 1 IO_LVDS_DLL_L13P D11 0IO_L0P B3 1 IO_L14N_Y C12 0 IO_VREF_L1N_YY B4 1 IO_L14P_Y D12 0 IO_L1P_YY E6 1 IO_L15N_Y B12 0IO_L2N A4 1 IO_L15P_Y A13 0IO_L2P E7 1 IO_L16N_YY E12 0 IO_VREF_L3N_YY C6 1 IO_VREF_L16P_YY B13 0 IO_L3P_YY D6 1 IO_L17N_YY C13 0IO_L4N_Y A5 1 IO_L17P_YY D13 0 IO_L4P_Y B6 1 IO_L18N_Y B14 0IO_L5N_Y D7 1 IO_L18P_Y C14 0 IO_L5P_Y C7 1 IO_L19N_Y F12 0 IO_VREF_L6N_YY E8 1 IO_L19P_Y A15 0 IO_L6P_YY B7 1 IO_L20N_YY B15 0 IO_L7N_YY A7 1 IO_L20P_YY C15 0 IO_L7P_YY E9 1 IO_L21N_YY A16 0IO_L8N_Y C8 1 IO_VREF_L21P_YY E14 0 IO_L8P_Y B8 1 IO_L22N_Y D14 0IO_L9N_Y D9 1 IO_L22P_Y C16 0 IO_L9P_Y A8 1 IO_L23N_Y D15 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 51 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 18: FG456 — XCV200E and XCV300E Table 18: FG456 — XCV200E and XCV300E Bank Pin Description Pin # Bank Pin Description Pin # 1 IO_L23P_Y A17 2 IO_D2_L37P_YY H20 1 IO_L24N_YY B17 2 IO_L37N_YY H19 1 IO_VREF_L24P_YY A18 2 IO_L38P_YY H21 1 IO_L25N_YY D16 2 IO_L38N_YY J19 1 IO_L25P_YY C17 2 IO_L39P_YY J18 1 IO_L26N_YY B18 2 IO_L39N_YY J20 1 IO_VREF_L26P_YY A19 2 IO_L40P_Y K18 1 IO_L27N_YY D17 2 IO_L40N_Y J21 1 IO_L27P_YY C18 2 IO_L41P K22 1 IO_WRITE_L28N_YY A20 2 IO_VREF_L41N K21 1 IO_CS_L28P_YY C19 2 IO_L42P_Y K19 2 IO_L42N_Y L22 1 2IO D18 2 IO_L43P_YY L21 1 2IO E19 2 IO_L43N_YY L18 2IO E20 2 IO_L44P_YY L17 2IO F20 2 IO_L44N_YY L20 2IO G21 1 1 2IO G22 3IO M21 2IO J22 3IO P22 1 1 2IO L19 3IO R20 2IO_D3 K20 3IO R22 2 IO_DOUT_BUSY_L29P_YY C21 3IO T19 1 2 IO_DIN_D0_L29N_YY D20 3IO U18 2 IO_L30P_YY C22 3IO V20 2 IO_L30N_YY D21 3IO V21 1 2 IO_VREF_L31P_YY D22 3IO Y22 2 IO_L31N_YY E21 3 IO_L45P_YY M18 2 IO_L32P_YY E22 3 IO_L45N_YY M20 2 IO_L32N_YY F18 3 IO_L46P_Y M19 2 IO_VREF_L33P_YY F21 3 IO_L46N_Y M17 2 IO_L33N_YY F19 3 IO_D4_L47P_Y N22 2 IO_L34P_Y F22 3 IO_VREF_L47N_Y N21 2 IO_L34N_Y G19 3 IO_L48P_YY N20 2 IO_L35P_Y G20 3 IO_L48N_YY N18 2 IO_L35N_Y G18 3 IO_L49P_YY N19 2 IO_VREF_L36P_Y H18 3 IO_L49N_YY P21 2 IO_D1_L36N_Y H22 3 IO_L50P_YY P20 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 52 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 18: FG456 — XCV200E and XCV300E Table 18: FG456 — XCV200E and XCV300E Bank Pin Description Pin # Bank Pin Description Pin # 3 IO_L50N_YY P19 4 IO_L63N V16 3 IO_L51P_YY P18 4 IO_VREF_L64P_YY AB19 3 IO_D5_L51N_YY R21 4 IO_L64N_YY AB18 3 IO_D6_L52P_Y T22 4 IO_L65P_Y W16 3 IO_VREF_L52N_Y R19 4 IO_L65N_Y AA17 3 IO_L53P_Y U22 4 IO_L66P_Y Y16 3 IO_L53N_Y R18 4 IO_L66N_Y V15 3 IO_L54P_YY T21 4 IO_VREF_L67P_YY AB16 3 IO_L54N_YY V22 4 IO_L67N_YY Y15 3 IO_L55P_YY T20 4 IO_L68P_YY AA15 3 IO_VREF_L55N_YY U21 4 IO_L68N_YY AB15 3 IO_L56P_YY W22 4 IO_L69P_Y W15 3 IO_L56N_YY T18 4 IO_L69N_Y Y14 3 IO_L57P_YY U19 4 IO_L70P_Y V14 3 IO_VREF_L57N_YY U20 4 IO_L70N_Y AA14 3 IO_L58P_YY W21 4 IO_L71P AB14 3 IO_L58N_YY AA22 4 IO_L71N V13 3 IO_D7_L59P_YY Y21 4 IO_VREF_L72P_YY AA13 3 IO_INIT_L59N_YY V19 4 IO_L72N_YY AB13 3IO M22 4 IO_L73P_Y W13 4 IO_L73N_Y AA12 4GCK0 W12 4 IO_L74P_Y Y12 4IO W14 4 IO_L74N_Y V12 4IO Y13 4 IO_LVDS_DLL_L75P U12 4IO Y17 1 1 4IO AA16 5IO U11 4IO AA19 5IO V8 1 4IO AB12 5IO W5 1 4IO AB17 5 IO AA3 1 4IO AB21 5 IO AA9 4 IO_L60P_YY W18 5 IO AA10 4 IO_L60N_YY AA20 5 IO AB4 1 4 IO_L61P Y18 5 IO AB7 4 IO_L61N V17 5 IO AB8 4 IO_VREF_L62P_YY AB20 5GCK1 Y11 4 IO_L62N_YY W17 5 IO_LVDS_DLL_L75N AA11 4 IO_L63P AA18 5 IO_L76P_Y AB11 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 53 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 18: FG456 — XCV200E and XCV300E Table 18: FG456 — XCV200E and XCV300E Bank Pin Description Pin # Bank Pin Description Pin # 5 IO_L76N_Y W11 6 IO_L90N_YY V4 5 IO_L77P_YY V11 6 IO_L90P_YY V3 5 IO_VREF_L77N_YY Y10 6 IO_VREF_L91N_YY Y1 5 IO_L78P_YY AB10 6 IO_L91P_YY U4 5 IO_L78N_YY W10 6 IO_L92N_YY V2 5 IO_L79P_Y V10 6 IO_L92P_YY W1 5 IO_L79N_Y Y9 6 IO_VREF_L93N_YY T3 5 IO_L80P_Y AB9 6 IO_L93P_YY U2 5 IO_L80N_Y W9 6 IO_L94N_Y T5 5 IO_L81P_YY V9 6 IO_L94P_Y V1 5 IO_L81N_YY AA8 6 IO_L95N_Y R5 5 IO_L82P_YY Y8 6 IO_L95P_Y U1 5 IO_VREF_L82N_YY W8 6 IO_VREF_L96N_Y R4 5 IO_L83P_Y W7 6 IO_L96P_Y T1 5 IO_L83N_Y AA7 6 IO_L97N_YY R2 5 IO_L84P_Y AB6 6 IO_L97P_YY P3 5 IO_L84N_Y AA6 6 IO_L98N_YY P5 5 IO_L85P_YY AB5 6 IO_L98P_YY R1 5 IO_VREF_L85N_YY AA5 6 IO_L99N_YY P2 5 IO_L86P_YY Y7 6 IO_L99P_YY N5 5 IO_L86N_YY W6 6 IO_L100N_Y P1 5 IO_L87P_YY AA4 6 IO_L100P_Y N4 5 IO_VREF_L87N_YY Y6 6 IO_L101N N3 5 IO_L88P_YY V7 6 IO_VREF_L101P N2 5 IO_L88N_YY AB3 6 IO_L102N_Y N1 6 IO_L102P_Y M4 1 6IO M2 6 IO_L103N_YY M3 6IO M5 6 IO_L103P_YY M6 6IO P4 6IO M1 1 6IO R3 6IO T2 7IO B1 1 6IO T4 7IO C2 1 1 6IO U3 7IO D1 6IO W2 7IO E4 1 6 IO AA1 7IO F4 1 6 IO_L89N_YY W3 7IO G2 6 IO_L89P_YY Y2 7IO G4 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 54 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 18: FG456 — XCV200E and XCV300E Table 18: FG456 — XCV200E and XCV300E Bank Pin Description Pin # Bank Pin Description Pin # 7IO J1 NA DXP V6 7IO J4 NA M0 AB2 1 7IO L2 NA M1 U5 7 IO_L104N_YY L3 NA M2 Y4 7 IO_L104P_YY L4 NA PROGRAM W20 7 IO_L105N_YY L5 NA TCK C4 7 IO_L105P_YY L1 NA TDI B20 7 IO_L106N_Y L6 2TDO A21 7 IO_L106P_Y K2 NA TMS D3 7 IO_L107N_Y K4 7 IO_VREF_L107P_Y K3 NA NC W19 7 IO_L108N_YY K1 NA NC W4 7 IO_L108P_YY K5 NA NC D19 7 IO_L109N_YY J3 NA NC D4 7 IO_L109P_YY J2 7 IO_L110N_YY J5 NA VCCINT E5 7 IO_L110P_YY H1 NA VCCINT E18 7 IO_L111N_YY H2 NA VCCINT F6 7 IO_L111P_YY H3 NA VCCINT F17 7 IO_L112N_Y G1 NA VCCINT G7 7 IO_VREF_L112P_Y H4 NA VCCINT G8 7 IO_L113N_Y F1 NA VCCINT G9 7 IO_L113P_Y F2 NA VCCINT G14 7 IO_L114N_YY H5 NA VCCINT G15 7 IO_L114P_YY G3 NA VCCINT H7 7 IO_L115N_YY E1 NA VCCINT G16 7 IO_VREF_L115P_YY E2 NA VCCINT H16 7 IO_L116N_YY F3 NA VCCINT J7 7 IO_L116P_YY G5 NA VCCINT J16 7 IO_L117N_YY E3 NA VCCINT P7 7 IO_VREF_L117P_YY D2 NA VCCINT P16 7 IO_L118N_YY F5 NA VCCINT R7 7 IO_L118P_YY C1 NA VCCINT R16 NA VCCINT T7 2CCLK B22 NA VCCINT T8 3DONE Y19 NA VCCINT T9 NA DXN Y5 NA VCCINT T14 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 55 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 18: FG456 — XCV200E and XCV300E Table 18: FG456 — XCV200E and XCV300E Bank Pin Description Pin # Bank Pin Description Pin # NA VCCINT T15 NA VCCO_2 K17 NA VCCINT T16 NA VCCO_2 J17 NA VCCINT U6 NA VCCO_2 H17 NA VCCINT U17 NA VCCO_2 G17 NA VCCINT V5 NA VCCO_2 L16 NA VCCINT V18 NA VCCO_2 K16 NA VCCO_1 G13 NA VCCO_7 L7 NA VCCO_1 G12 NA VCCO_7 K7 NA VCCO_1 F16 NA VCCO_7 K6 NA VCCO_1 F15 NA VCCO_7 J6 NA VCCO_1 F14 NA VCCO_7 H6 NA VCCO_1 F13 NA VCCO_7 G6 NA VCCO_0 G11 NA VCCO_6 N7 NA VCCO_0 G10 NA VCCO_6 M7 NA VCCO_0 F10 NA VCCO_6 T6 NA VCCO_0 F9 NA VCCO_6 R6 NA VCCO_0 F8 NA VCCO_6 P6 NA VCCO_0 F7 NA VCCO_6 N6 NA VCCO_5 U10 NA GND AB22 NA VCCO_5 U9 NA GND AB1 NA VCCO_5 U8 NA GND AA21 NA VCCO_5 U7 NA GND AA2 NA VCCO_5 T11 NA GND Y20 NA VCCO_5 T10 NA GND Y3 NA VCCO_4 U16 NA GND P14 NA VCCO_4 U15 NA GND P13 NA VCCO_4 U14 NA GND P12 NA VCCO_4 U13 NA GND P11 NA VCCO_4 T13 NA GND P10 NA VCCO_4 T12 NA GND P9 NA VCCO_3 T17 NA GND N14 NA VCCO_3 R17 NA GND N13 NA VCCO_3 P17 NA GND N12 NA VCCO_3 N17 NA GND N11 NA VCCO_3 N16 NA GND N10 NA VCCO_3 M16 NA GND N9 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 56 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 18: FG456 — XCV200E and XCV300E FG456 Differential Pin Pairs Bank Pin Description Pin # Virtex-E devices have differential pin pairs that can also pro- vide other functions when not used as a differential pair. A √ NA GND M14 in the AO column indicates that the pin pair can be used as NA GND M13 an asynchronous output for all devices provided in this package. Pairs with a note number in the AO column are NA GND M12 device dependent. They can have asynchronous outputs if NA GND M11 the pin pair are in the same CLB row and column in the device. Numbers in this column refer to footnotes that indi- NA GND M10 cate which devices have pin pairs than can be asynchro- NA GND M9 nous outputs. The Other Functions column indicates alternative function(s) not available when the pair is used as NA GND L14 a differential pair or differential clock. NA GND L13 Table 19: FG456 Differential Pin Pair Summary NA GND L12 XCV200E, XCV300E NA GND L11 P N Other NA GND L10 Pair Bank Pin Pin AO Functions NA GND L9 Global Differential Clock NA GND K14 0 4 W12 U12 NA IO_DLL_L75P NA GND K13 1 5 Y11 AA11 NA IO_DLL_L75N NA GND K12 2 1 A11 D11 NA IO_DLL_L13P NA GND K11 3 0 C11 B11 NA IO_DLL_L13N NA GND K10 IO LVDS NA GND K9 Total Pairs: 119, Asynchronous Output Pairs: 69 NA GND J14 0 0 B3 D5 NA - NA GND J13 1 0 E6 B4 √ VREF NA GND J12 2 0 E7 A4 NA - NA GND J11 3 0 D6 C6 √ VREF NA GND J10 4 0 B6 A5 1 - NA GND J9 5 0 C7 D7 1 - NA GND C20 6 0 B7 E8 √ VREF NA GND C3 7 0 E9 A7 √ - NA GND B21 80 B8 C8 1 - NA GND B2 90 A8 D9 1 - NA GND A22 10 0 E10 C9 NA - NA GND A1 11 0 C10 A9 √ VREF Note 1: NC in the XCV200E device. 12 0 B10 F11 2 - 13 1 D11 B11 NA IO_LVDS_DLL 14 1 D12 C12 2 - 15 1 A13 B12 2 - 16 1 B13 E12 √ VREF 17 1 D13 C13 √ - DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 57 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 19: FG456 Differential Pin Pair Summary Table 19: FG456 Differential Pin Pair Summary XCV200E, XCV300E XCV200E, XCV300E P N P N Other Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 18 1 C14 B14 2 - 53 3 U22 R18 2 - 19 1 A15 F12 2 - 54 3 T21 V22 √ - 20 1 C15 B15 √ - 55 3 T20 U21 √ VREF 21 1 E14 A16 √ VREF 56 3 W22 T18 √ - 22 1 C16 D14 2 - 57 3 U19 U20 √ VREF 23 1 A17 D15 2 - 58 3 W21 AA22 √ - 24 1 A18 B17 √ VREF 59 3 Y21 V19 √ INIT 25 1 C17 D16 √ - 60 4 W18 AA20 √ - 26 1 A19 B18 √ VREF 61 4 Y18 V17 NA - 27 1 C18 D17 √ - 62 4 AB20 W17 √ VREF 28 1 C19 A20 √ CS 63 4 AA18 V16 NA - 29 2 C21 D20 √ DIN, D0 64 4 AB19 AB18 √ VREF 30 2 C22 D21 √ - 65 4 W16 AA17 1 - 31 2 D22 E21 √ VREF 66 4 Y16 V15 1 - 32 2 E22 F18 √ - 67 4 AB16 Y15 √ VREF 33 2 F21 F19 √ VREF 68 4 AA15 AB15 √ - 34 2 F22 G19 2 - 69 4 W15 Y14 1 - 35 2 G20 G18 1 - 70 4 V14 AA14 1 - 36 2 H18 H22 2 D1, VREF 71 4 AB14 V13 NA - 37 2 H20 H19 √ D2 72 4 AA13 AB13 √ VREF 38 2 H21 J19 √ - 73 4 W13 AA12 2 - 39 2 J18 J20 √ - 74 4 Y12 V12 2 - 40 2 K18 J21 2 - 75 5 U12 AA11 NA IO_LVDS_DLL 41 2 K22 K21 1 VREF 76 5 AB11 W11 1 - 42 2 K19 L22 2 - 77 5 V11 Y10 √ VREF 43 2 L21 L18 √ - 78 5 AB10 W10 √ - 44 2 L17 L20 √ - 79 5 V10 Y9 2 - 45 3 M18 M20 √ - 80 5 AB9 W9 2 - 46 3 M19 M17 2 - 81 5 V9 AA8 √ - 47 3 N22 N21 2 VREF 82 5 Y8 W8 √ VREF 48 3 N20 N18 √ - 83 5 W7 AA7 2 - 49 3 N19 P21 √ - 84 5 AB6 AA6 2 - 50 3 P20 P19 √ - 85 5 AB5 AA5 √ VREF 51 3 P18 R21 √ D5 86 5 Y7 W6 √ - 52 3 T22 R19 2 VREF 87 5 AA4 Y6 √ VREF Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 58 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 19: FG456 Differential Pin Pair Summary FG676 Fine-Pitch Ball Grid Array Package XCV200E, XCV300E XCV400E and XCV600E devices in the FG676 fine-pitch P N Ball Grid Array package have footprint compatibility. Pins Other labeled I0_VREF can be used as either in all parts unless Pair Bank Pin Pin AO Functions device-dependent as indicated in the footnotes. If the pin is 88 5 V7 AB3 √ - not used as V , it can be used as general I/O. Immedi- REF ately following Table 20, see Table 21 for Differential Pair 89 6 Y2 W3 √ - information. 90 6 V3 V4 √ - Table 20: FG676 — XCV400E, XCV600E 91 6 U4 Y1 √ VREF Bank Pin Description Pin # 92 6 W1 V2 √ - 0GCK3 E13 93 6 U2 T3 √ VREF 0IO A6 94 6 V1 T5 2 - 1 0IO A9 95 6 U1 R5 1 - 1 0IO A10 96 6 T1 R4 2 VREF 0IO B3 97 6 P3 R2 √ - 1 0IO B4 98 6 R1 P5 √ - 1 0IO B12 99 6 N5 P2 √ - 0IO C6 100 6 N4 P1 2 - 0IO C8 101 6 N2 N3 1 VREF 0IO D5 102 6 M4 N1 2 - 1 0IO D13 103 6 M6 M3 √ - 0IO G13 104 7 L4 L3 √ - 0IO_L0N_Y C4 105 7 L1 L5 √ - 0 IO_L0P_Y F7 106 7 K2 L6 2 - 0IO_L1N_YY G8 107 7 K3 K4 2 VREF 0 IO_L1P_YY C5 108 7 K5 K1 √ - 0 IO_VREF_L2N_YY D6 109 7 J2 J3 √ - 0 IO_L2P_YY E7 110 7 H1 J5 √ - 0IO_L3N A4 111 7 H3 H2 √ - 0IO_L3P F8 112 7 H4 G1 2 VREF 0IO_L4N B5 113 7 F2 F1 2 - 0IO_L4P D7 114 7 G3 H5 √ - 0 IO_VREF_L5N_YY E8 115 7 E2 E1 √ VREF 0 IO_L5P_YY G9 116 7 G5 F3 √ - 0 IO_L6N_YY A5 117 7 D2 E3 √ VREF 0 IO_L6P_YY F9 118 7 C1 F5 √ - 0IO_L7N_Y D8 Notes: 1. AO in the XCV200E. 0 IO_L7P_Y C7 2. AO in the XCV300E. 2 0 IO_VREF_L8N_Y B7 0 IO_L8P_Y E9 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 59 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 20: FG676 — XCV400E, XCV600E Table 20: FG676 — XCV400E, XCV600E Bank Pin Description Pin # Bank Pin Description Pin # 0 IO_L9N A7 1 IO_L22N E14 0 IO_L9P D9 1 IO_L22P F13 0 IO_L10N B8 1 IO_L23N_Y D14 0 IO_VREF_L10P G10 1 IO_VREF_L23P_Y A14 0 IO_L11N_YY C9 1 IO_L24N_Y C14 0 IO_L11P_YY F10 1 IO_L24P_Y H14 0 IO_L12N_Y A8 1 IO_L25N_YY G14 0 IO_L12P_Y E10 1 IO_L25P_YY C15 0 IO_L13N_YY G11 1 IO_L26N_YY E15 0 IO_L13P_YY D10 1 IO_VREF_L26P_YY D15 0 IO_L14N_YY B10 1 IO_L27N_YY C16 0 IO_L14P_YY F11 1 IO_L27P_YY F15 0 IO_L15N C10 1 IO_L28N G15 0 IO_L15P E11 1 IO_L28P D16 0 IO_L16N_YY G12 1 IO_L29N_YY E16 0 IO_L16P_YY D11 1 IO_L29P_YY A17 0 IO_VREF_L17N_YY C11 1 IO_L30N_YY C17 0 IO_L17P_YY F12 1 IO_L30P_YY E17 0 IO_L18N_YY A11 1 IO_L31N_Y F16 0 IO_L18P_YY E12 1 IO_L31P_Y D17 0 IO_L19N_Y D12 1 IO_L32N_YY F17 0 IO_L19P_Y C12 1 IO_L32P_YY C18 0 IO_VREF_L20N_Y A12 1 IO_L33N_YY A18 0 IO_L20P_Y H13 1 IO_VREF_L33P_YY G16 0 IO_LVDS_DLL_L21N B13 1 IO_L34N_YY C19 1 IO_L34P_YY G17 1GCK2 C13 1 IO_L35N_Y D18 1 2 1IO A13 1 IO_VREF_L35P_Y B19 1 1IO A16 1 IO_L36N_Y D19 1IO A19 1 IO_L36P_Y E18 1IO A20 1 IO_L37N_YY F18 1IO A22 1 IO_L37P_YY B20 1 1IO A24 1 IO_L38N_YY G19 1 1IO B15 1 IO_VREF_L38P_YY C20 1 1IO B17 1 IO_L39N_YY G18 1IO B23 1 IO_L39P_YY E19 1 IO_LVDS_DLL_L21P F14 1 IO_L40N_YY A21 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 60 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 20: FG676 — XCV400E, XCV600E Table 20: FG676 — XCV400E, XCV600E Bank Pin Description Pin # Bank Pin Description Pin # 2 1 IO_L40P_YY D20 2 IO_VREF_L54P_Y G26 1 IO_L41N_YY F19 2 IO_L54N_Y J22 1 IO_VREF_L41P_YY C21 2 IO_L55P_YY H24 1 IO_L42N_YY B22 2 IO_L55N_YY J23 1 IO_L42P_YY E20 2 IO_L56P_YY J24 1 IO_L43N_Y A23 2 IO_VREF_L56N_YY K20 1 IO_L43P_Y D21 2 IO_D2_L57P_YY K22 1 IO_WRITE_L44N_YY C22 2 IO_L57N_YY K21 1 IO_CS_L44P_YY E21 2 IO_L58P_YY H25 2 IO_L58N_YY K23 1 2IO D25 2 IO_L59P_Y L20 2IO D26 2 IO_L59N_Y J26 2IO E26 2 IO_L60P_Y K25 2IO F26 2 IO_L60N_Y L22 1 2IO H26 2 IO_L61P_Y L21 1 2IO K26 2 IO_L61N_Y L23 1 2IO M25 2 IO_L62P_Y M20 1 2IO N26 2 IO_L62N_Y L24 2IO_D1 K24 2 IO_VREF_L63P_YY M23 2 IO_DOUT_BUSY_L45P_YY E23 2 IO_D3_L63N_YY M22 2 IO_DIN_D0_L45N_YY F22 2 IO_L64P_YY L26 2 IO_L46P_YY E24 2 IO_L64N_YY M21 2 IO_L46N_YY F20 2 IO_L65P_Y N19 2 IO_L47P_Y G21 2 IO_L65N_Y M24 2 IO_L47N_Y G22 2 IO_VREF_L66P_Y M26 2 IO_VREF_L48P_Y F24 2 IO_L66N_Y N20 2 IO_L48N_Y H20 2 IO_L67P_YY N24 2 IO_L49P_Y E25 2 IO_L67N_YY N21 2 IO_L49N_Y H21 2 IO_L68P_YY N23 2 IO_L50P_YY F23 2 IO_L68N_YY N22 2 IO_L50N_YY G23 2 IO_VREF_L51P_YY H23 3IO P24 1 2 IO_L51N_YY J20 3IO P26 1 2 IO_L52P_YY G24 3IO R26 1 2 IO_L52N_YY H22 3IO T26 1 2 IO_L53P_Y J21 3IO U26 2 IO_L53N_Y G25 3IO W25 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 61 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 20: FG676 — XCV400E, XCV600E Table 20: FG676 — XCV400E, XCV600E Bank Pin Description Pin # Bank Pin Description Pin # 3IO Y26 3 IO_VREF_L85N_YY W23 3 IO AB25 3 IO_L86P_Y AA24 1 3IO AC25 3 IO_L86N_Y Y23 3IO AC26 3 IO_L87P_Y AB26 3 IO_L69P_YY P21 3 IO_L87N_Y W21 3 IO_L69N_YY P23 3 IO_L88P_Y Y22 3 IO_L70P_Y P22 3 IO_VREF_L88N_Y W22 3 IO_VREF_L70N_Y R25 3 IO_L89P_Y AA23 3 IO_L71P_Y P19 3 IO_L89N_Y AB24 3 IO_L71N_Y P20 3 IO_L90P_YY W20 3 IO_L72P_YY R21 3 IO_L90N_YY AC24 3 IO_L72N_YY R22 3 IO_D7_L91P_YY AB23 3 IO_D4_L73P_YY R24 3 IO_INIT_L91N_YY Y21 3 IO_VREF_L73N_YY R23 3 IO_L74P_Y T24 4 GCK0 AA14 3 IO_L74N_Y R20 4IO AC18 1 3 IO_L75P_Y T22 4 IO AE15 3 IO_L75N_Y U24 4 IO AE20 3 IO_L76P_Y T23 4 IO AE23 1 3 IO_L76N_Y U25 4IO AF14 1 3 IO_L77P_Y T21 4IO AF16 1 3 IO_L77N_Y U20 4IO AF18 3 IO_L78P_YY U22 4IO AF21 1 3 IO_L78N_YY V26 4IO AF23 3 IO_L79P_YY T20 4 IO_L92P_YY AC22 3 IO_D5_L79N_YY U23 4 IO_L92N_YY AD26 3 IO_D6_L80P_YY V24 4 IO_L93P_Y AD23 3 IO_VREF_L80N_YY U21 4 IO_L93N_Y AA20 3 IO_L81P_YY V23 4 IO_L94P_YY Y19 3 IO_L81N_YY W24 4 IO_L94N_YY AC21 3 IO_L82P_Y V22 4 IO_VREF_L95P_YY AD22 2 3 IO_VREF_L82N_Y W26 4 IO_L95N_YY AB20 3 IO_L83P_Y Y25 4 IO_L96P AE22 3 IO_L83N_Y V21 4 IO_L96N Y18 3 IO_L84P_YY V20 4 IO_L97P AF22 3 IO_L84N_YY AA26 4 IO_L97N AA19 3 IO_L85P_YY Y24 4 IO_VREF_L98P_YY AD21 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 62 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 20: FG676 — XCV400E, XCV600E Table 20: FG676 — XCV400E, XCV600E Bank Pin Description Pin # Bank Pin Description Pin # 4 IO_L98N_YY AB195IO AD7 4 IO_L99P_YY AC205IO AD13 4 IO_L99N_YY AA18 5 IO AE4 4 IO_L100P_Y AC19 5 IO AE7 1 4 IO_L100N_Y AD20 5 IO AE12 2 1 4 IO_VREF_L101P_Y AF20 5IO AF3 4 IO_L101N_Y AB185IO AF5 1 4 IO_L102P AD195IO AF10 1 4 IO_L102N Y17 5IO AF11 4 IO_L103P AE19 5 IO_LVDS_DLL_L115N AF13 4 IO_VREF_L103N AD18 5 IO_L116P_Y AA13 4 IO_L104P_YY AF19 5 IO_VREF_L116N_Y AF12 4 IO_L104N_YY AA17 5 IO_L117P_Y AC13 4 IO_L105P_Y AC17 5 IO_L117N_Y W13 4 IO_L105N_Y AB17 5 IO_L118P_YY AA12 4 IO_L106P_YY Y16 5 IO_L118N_YY AD12 4 IO_L106N_YY AE17 5 IO_L119P_YY AC12 4 IO_L107P_YY AF17 5 IO_VREF_L119N_YY AB12 4 IO_L107N_YY AA16 5 IO_L120P_YY AD11 4 IO_L108P AD17 5 IO_L120N_YY Y12 4 IO_L108N AB16 5 IO_L121P AB11 4 IO_L109P_YY AC16 5 IO_L121N AD10 4 IO_L109N_YY AD16 5 IO_L122P_YY AC11 4 IO_VREF_L110P_YY AC15 5 IO_L122N_YY AE10 4 IO_L110N_YY Y15 5 IO_L123P_YY AC10 4 IO_L111P_YY AD15 5 IO_L123N_YY AA11 4 IO_L111N_YY AA15 5 IO_L124P_Y Y11 4 IO_L112P_Y W14 5 IO_L124N_Y AD9 4 IO_L112N_Y AB15 5 IO_L125P_YY AB10 4 IO_VREF_L113P_Y AF15 5 IO_L125N_YY AF9 4 IO_L113N_Y Y14 5 IO_L126P_YY AD8 4 IO_L114P AD14 5 IO_VREF_L126N_YY AA10 4 IO_L114N AB14 5 IO_L127P_YY AE8 4 IO_LVDS_DLL_L115P AC14 5 IO_L127N_YY Y10 5 IO_L128P_Y AC9 2 5 GCK1 AB13 5 IO_VREF_L128N_Y AF8 1 5IO Y13 5 IO_L129P_Y AF7 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 63 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 20: FG676 — XCV400E, XCV600E Table 20: FG676 — XCV400E, XCV600E Bank Pin Description Pin # Bank Pin Description Pin # 5 IO_L129N_Y AB9 6 IO_L142P_YY Y4 5 IO_L130P_YY AA9 6 IO_VREF_L143N_YY V5 5 IO_L130N_YY AF6 6 IO_L143P_YY W5 5 IO_L131P_YY AC8 6 IO_L144N_YY AA1 5 IO_VREF_L131N_YY AC7 6 IO_L144P_YY V6 5 IO_L132P_YY AD6 6 IO_L145N_Y W4 5 IO_L132N_YY Y9 6 IO_L145P_Y Y3 2 5 IO_L133P_YY AE5 6 IO_VREF_L146N_Y Y1 5 IO_L133N_YY AA8 6 IO_L146P_Y U7 5 IO_L134P_YY AC6 6 IO_L147N_YY W1 5 IO_VREF_L134N_YY AB8 6 IO_L147P_YY V4 5 IO_L135P_YY AD5 6 IO_L148N_YY W2 5 IO_L135N_YY AA7 6 IO_VREF_L148P_YY U6 5 IO_L136P_Y AF4 6 IO_L149N_YY V3 5 IO_L136N_Y AC5 6 IO_L149P_YY T5 6 IO_L150N_YY U5 6IO P3 6 IO_L150P_YY U4 6 IO AA3 6 IO_L151N_Y T7 1 6IO AC1 6 IO_L151P_Y U3 1 6IO P1 6 IO_L152N_Y U2 1 6IO R2 6 IO_L152P_Y T6 1 6IO T1 6 IO_L153N_Y U1 1 6IO V1 6 IO_L153P_Y T4 6IO W3 6 IO_L154N_Y R7 6IO Y2 6 IO_L154P_Y T3 6IO Y6 6 IO_VREF_L155N_YY R4 6 IO_L137N_YY AA5 6 IO_L155P_YY R6 6 IO_L137P_YY AC3 6 IO_L156N_YY R3 6 IO_L138N_YY AC2 6 IO_L156P_YY R5 6 IO_L138P_YY AB4 6 IO_L157N_Y P8 6 IO_L139N_Y W6 6 IO_L157P_Y P7 6 IO_L139P_Y AA4 6 IO_VREF_L158N_Y R1 6 IO_VREF_L140N_Y AB3 6 IO_L158P_Y P6 6 IO_L140P_Y Y5 6 IO_L159N_YY P5 6 IO_L141N_Y AB2 6 IO_L159P_YY P4 6 IO_L141P_Y V7 1 6 IO_L142N_YY AB1 7IO D1 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 64 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 20: FG676 — XCV400E, XCV600E Table 20: FG676 — XCV400E, XCV600E Bank Pin Description Pin # Bank Pin Description Pin # 7IO D2 7 IO_L174N_Y J5 2 7IO D3 7 IO_VREF_L174P_Y H1 7IO E1 7 IO_L175N_Y G2 7IO G1 7 IO_L175P_Y J6 7IO H2 7 IO_L176N_YY J7 1 7IO J1 7 IO_L176P_YY F1 1 7IO L1 7 IO_L177N_YY H4 1 7IO M1 7 IO_VREF_L177P_YY G4 1 7IO N1 7 IO_L178N_Y F3 7 IO_L160N_YY N5 7 IO_L178P_Y H5 7 IO_L160P_YY N8 7 IO_L179N_Y E2 7 IO_L161N_YY N6 7 IO_L179P_Y H6 7 IO_L161P_YY N3 7 IO_L180N_Y G5 7 IO_L162N_Y N4 7 IO_VREF_L180P_Y F4 7 IO_VREF_L162P_Y M2 7 IO_L181N_Y H7 7 IO_L163N_Y N7 7 IO_L181P_Y G6 7 IO_L163P_Y M7 7 IO_L182N_YY E3 7 IO_L164N_YY M6 7 IO_L182P_YY E4 7 IO_L164P_YY M3 7 IO_L165N_YY M4 2 CCLK D24 7 IO_VREF_L165P_YY M5 3 DONE AB21 7 IO_L166N_Y L3 NA DXN AB7 7 IO_L166P_Y L7 NA DXP Y8 7 IO_L167N_Y L6 NA M0 AD4 7 IO_L167P_Y K2 NA M1 W7 7 IO_L168N_Y L4 NA M2 AB6 7 IO_L168P_Y K1 NA PROGRAM AA22 7 IO_L169N_Y K3 NA TCK E6 7 IO_L169P_Y L5 NA TDI D22 7 IO_L170N_YY K5 2 TDO C23 7 IO_L170P_YY J3 NA TMS F5 7 IO_L171N_YY K4 7 IO_L171P_YY J4 NA NC T25 7 IO_L172N_YY H3 NA NC T2 7 IO_VREF_L172P_YY K6 NA NC P2 7 IO_L173N_YY K7 NA NC N25 7 IO_L173P_YY G3 NA NC L25 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 65 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 20: FG676 — XCV400E, XCV600E Table 20: FG676 — XCV400E, XCV600E Bank Pin Description Pin # Bank Pin Description Pin # NA NC L2 NA NC A2 NA NC F6 NA NC A15 NA NC F25 NA NC F21 NA VCCINT G7 NA NC F2 NA VCCINT G20 NA NC C26 NA VCCINT H8 NA NC C25 NA VCCINT H19 NA NC C2 NA VCCINT J9 NA NC C1 NA VCCINT J10 NA NC B6 NA VCCINT J11 NA NC B26 NA VCCINT J16 NA NC B24 NA VCCINT J17 NA NC B21 NA VCCINT J18 NA NC B16 NA VCCINT K9 NA NC B11 NA VCCINT K18 NA NC B1 NA VCCINT L9 NA NC AF25 NA VCCINT L18 NA NC AF24 NA VCCINT T9 NA NC AF2 NA VCCINT T18 NA NC AE6 NA VCCINT U9 NA NC AE3 NA VCCINT U18 NA NC AE26 NA VCCINT V9 NA NC AE24 NA VCCINT V10 NA NC AE21 NA VCCINT V11 NA NC AE16 NA VCCINT V16 NA NC AE14 NA VCCINT V17 NA NC AE11 NA VCCINT V18 NA NC AE1 NA VCCINT Y7 NA NC AD25 NA VCCINT Y20 NA NC AD2 NA VCCINT W8 NA NC AD1 NA VCCINT W19 NA NC AA6 NA NC AA25 0 VCCO J13 NA NC AA21 0 VCCO J12 NA NC AA2 0 VCCO H9 NA NC A3 0 VCCO H12 NA NC A25 0 VCCO H11 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 66 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 20: FG676 — XCV400E, XCV600E Table 20: FG676 — XCV400E, XCV600E Bank Pin Description Pin # Bank Pin Description Pin # 0VCCO H10 7 VCCO N9 1VCCO J15 7 VCCO M9 1VCCO J14 7 VCCO M8 1VCCO H18 7 VCCO L8 1VCCO H17 7 VCCO K8 1VCCO H16 7 VCCO J8 1VCCO H15 2VCCO N18 NA GND V25 2VCCO M19 NA GND V2 2VCCO M18 NA GND U17 2VCCO L19 NA GND U16 2VCCO K19 NA GND U15 2VCCO J19 NA GND U14 3VCCO V19 NA GND U13 3VCCO U19 NA GND U12 3VCCO T19 NA GND U11 3VCCO R19 NA GND U10 3VCCO R18 NA GND T17 3VCCO P18 NA GND T16 4VCCO W18 NA GND T15 4VCCO W17 NA GND T14 4VCCO W16 NA GND T13 4VCCO W15 NA GND T12 4VCCO V15 NA GND T11 4VCCO V14 NA GND T10 5VCCO W9 NA GND R17 5VCCO W12 NA GND R16 5VCCO W11 NA GND R15 5VCCO W10 NA GND R14 5VCCO V13 NA GND R13 5VCCO V12 NA GND R12 6VCCO V8 NA GND R11 6VCCO U8 NA GND R10 6VCCO T8 NA GND P25 6VCCO R9 NA GND P17 6VCCO R8 NA GND P16 6VCCO P9 NA GND P15 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 67 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 20: FG676 — XCV400E, XCV600E Table 20: FG676 — XCV400E, XCV600E Bank Pin Description Pin # Bank Pin Description Pin # NA GND P14 NA GND K10 NA GND P13 NA GND J25 NA GND P12 NA GND J2 NA GND P11 NA GND E5 NA GND P10 NA GND E22 NA GND N2 NA GND D4 NA GND N17 NA GND D23 NA GND N16 NA GND C3 NA GND N15 NA GND C24 NA GND N14 NA GND B9 NA GND N13 NA GND B25 NA GND N12 NA GND B2 NA GND N11 NA GND B18 NA GND N10 NA GND B14 NA GND M17 NA GND AF26 NA GND M16 NA GND AF1 NA GND M15 NA GND AE9 NA GND M14 NA GND AE25 NA GND M13 NA GND AE2 NA GND M12 NA GND AE18 NA GND M11 NA GND AE13 NA GND M10 NA GND AD3 NA GND L17 NA GND AD24 NA GND L16 NA GND AC4 NA GND L15 NA GND AC23 NA GND L14 NA GND AB5 NA GND L13 NA GND AB22 NA GND L12 NA GND A26 NA GND L11 NA GND A1 NA GND L10 Notes: 1. NC in the XCV400E. NA GND K17 2. V or I/O option only in the XCV600E; otherwise, I/O REF option only. NA GND K16 NA GND K15 NA GND K14 NA GND K13 NA GND K12 NA GND K11 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 68 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 21: FG676 Differential Pin Pair Summary FG676 Differential Pin Pairs XCV400E, XCV600E Virtex-E devices have differential pin pairs that can also pro- P N Other vide other functions when not used as a differential pair. A √ Ban in the AO column indicates that the pin pair can be used as Pair k Pin Pin AO Functions an asynchronous output for all devices provided in this 18 0 E12 A11 √ - package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if 19 0 C12 D12 1 - the pin pair are in the same CLB row and column in the 20 0 H13 A12 1 VREF device. Numbers in this column refer to footnotes that indi- cate which devices have pin pairs than can be asynchro- 21 1 F14 B13 NA IO_LVDS_DLL nous outputs. The Other Functions column indicates 22 1 F13 E14 NA - alternative function(s) not available when the pair is used as a differential pair or differential clock. 23 1 A14 D14 1 VREF 24 1 H14 C14 1 - Table 21: FG676 Differential Pin Pair Summary XCV400E, XCV600E 25 1 C15 G14 √ - P N Other Ban 26 1 D15 E15 √ VREF Pair k Pin Pin AO Functions 27 1 F15 C16 √ - Global Differential Clock 28 1 D16 G15 - - 3 0 E13 B13 NA IO_DLL_L21N 29 1 A17 E16 √ - 2 1 C13 F14 NA IO_DLL_L21P 30 1 E17 C17 √ - 1 5 AB13 AF13 NA IO_DLL_L115N 31 1 D17 F16 1 - 0 4 AA14 AC14 NA IO_DLL_L115P 32 1 C18 F17 √ - IOLVDS 33 1 G16 A18 √ VREF Total Pairs: 183, Asynchronous Output Pairs: 97 34 1 G17 C19 √ - 00 F7 C4 1 - 35 1 B19 D18 1 VREF 10 C5 G8 √ - 36 1 E18 D19 1 - 20 E7 D6 √ VREF 37 1 B20 F18 √ - 30 F8 A4 NA - 38 1 C20 G19 √ VREF 40 D7 B5 NA - 39 1 E19 G18 √ - 50 G9 E8 √ VREF 40 1 D20 A21 √ - 60 F9 A5 √ - 41 1 C21 F19 √ VREF 70 C7 D8 1 - 42 1 E20 B22 √ - 8 0 E9 B7 1 VREF 43 1 D21 A23 2 - 90 D9 A7 NA - 44 1 E21 C22 √ CS 10 0 G10 B8 NA VREF 45 2 E23 F22 √ DIN, D0 11 0 F10 C9 √ - 46 2 E24 F20 √ - 12 0 E10 A8 1 - 47 2 G21 G22 2 - 13 0 D10 G11 √ - 48 2 F24 H20 1 VREF 14 0 F11 B10 √ - 49 2 E25 H21 1 - 15 0 E11 C10 NA - 50 2 F23 G23 √ - 16 0 D11 G12 √ - 51 2 H23 J20 √ VREF 17 0 F12 C11 √ VREF DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 69 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 21: FG676 Differential Pin Pair Summary Table 21: FG676 Differential Pin Pair Summary XCV400E, XCV600E XCV400E, XCV600E P N Other P N Other Ban Ban Pair k Pin Pin AO Functions Pair k Pin Pin AO Functions 52 2 G24 H22 √ - 86 3 AA24 Y23 1 - 53 2 J21 G25 2 - 87 3 AB26 W21 2 - 54 2 G26 J22 1 VREF 88 3 Y22 W22 1 VREF 55 2 H24 J23 √ - 89 3 AA23 AB24 2 - 56 2 J24 K20 √ VREF 90 3 W20 AC24 √ - 57 2 K22 K21 √ D2 91 3 AB23 Y21 √ INIT 58 2 H25 K23 √ - 92 4 AC22 AD26 √ - 59 2 L20 J26 2 - 93 4 AD23 AA20 1 - 60 2 K25 L22 1 - 94 4 Y19 AC21 √ - 61 2 L21 L23 1 - 95 4 AD22 AB20 √ VREF 62 2 M20 L24 1 - 96 4 AE22 Y18 NA - 63 2 M23 M22 √ D3 97 4 AF22 AA19 NA - 64 2 L26 M21 √ - 98 4 AD21 AB19 √ VREF 65 2 N19 M24 2 - 99 4 AC20 AA18 √ - 66 2 M26 N20 1 VREF 100 4 AC19 AD20 1 - 67 2 N24 N21 √ - 101 4 AF20 AB18 1 VREF 68 2 N23 N22 √ - 102 4 AD19 Y17 NA - 69 3 P21 P23 √ - 103 4 AE19 AD18 NA VREF 70 3 P22 R25 1 VREF 104 4 AF19 AA17 √ - 71 3 P19 P20 2 - 105 4 AC17 AB17 1 - 72 3 R21 R22 √ - 106 4 Y16 AE17 √ - 73 3 R24 R23 √ VREF 107 4 AF17 AA16 √ - 74 3 T24 R20 1 - 108 4 AD17 AB16 NA - 75 3 T22 U24 1 - 109 4 AC16 AD16 √ - 76 3 T23 U25 1 - 110 4 AC15 Y15 √ VREF 77 3 T21 U20 2 - 111 4 AD15 AA15 √ - 78 3 U22 V26 √ - 112 4 W14 AB15 1 - 79 3 T20 U23 √ D5 113 4 AF15 Y14 1 VREF 80 3 V24 U21 √ VREF 114 4 AD14 AB14 NA - 81 3 V23 W24 √ - 115 5 AC14 AF13 NA IO_LVDS_DLL 82 3 V22 W26 1 VREF 116 5 AA13 AF12 1 VREF 83 3 Y25 V21 2 - 117 5 AC13 W13 1 - 84 3 V20 AA26 √ - 118 5 AA12 AD12 √ - 85 3 Y24 W23 √ VREF 119 5 AC12 AB12 √ VREF Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 70 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 21: FG676 Differential Pin Pair Summary Table 21: FG676 Differential Pin Pair Summary XCV400E, XCV600E XCV400E, XCV600E P N Other P N Other Ban Ban Pair k Pin Pin AO Functions Pair k Pin Pin AO Functions 120 5 AD11 Y12 √ - 154 6 T3 R7 1 - 121 5 AB11 AD10 NA - 155 6 R6 R4 √ VREF 122 5 AC11 AE10 √ - 156 6 R5 R3 √ - 123 5 AC10 AA11 √ - 157 6 P7 P8 2 - 124 5 Y11 AD9 1 - 158 6 P6 R1 1 VREF 125 5 AB10 AF9 √ - 159 6 P4 P5 √ - 126 5 AD8 AA10 √ VREF 160 7 N8 N5 √ - 127 5 AE8 Y10 √ - 161 7 N3 N6 √ - 128 5 AC9 AF8 1 VREF 162 7 M2 N4 1 VREF 129 5 AF7 AB9 1 - 163 7 M7 N7 2 - 130 5 AA9 AF6 √ - 164 7 M3 M6 √ - 131 5 AC8 AC7 √ VREF 165 7 M5 M4 √ VREF 132 5 AD6 Y9 √ - 166 7 L7 L3 1 - 133 5 AE5 AA8 √ - 167 7 K2 L6 1 - 134 5 AC6 AB8 √ VREF 168 7 K1 L4 1 - 135 5 AD5 AA7 √ - 169 7 L5 K3 2 - 136 5 AF4 AC5 2 - 170 7 J3 K5 √ - 137 6 AC3 AA5 √ - 171 7 J4 K4 √ - 138 6 AB4 AC2 √ - 172 7 K6 H3 √ VREF 139 6 AA4 W6 2 - 173 7 G3 K7 √ - 140 6 Y5 AB3 1 VREF 174 7 H1 J5 1 VREF 141 6 V7 AB2 1 - 175 7 J6 G2 2 - 142 6 Y4 AB1 √ - 176 7 F1 J7 √ - 143 6 W5 V5 √ VREF 177 7 G4 H4 √ VREF 144 6 V6 AA1 √ - 178 7 H5 F3 1 - 145 6 Y3 W4 2 - 179 7 H6 E2 2 - 146 6 U7 Y1 1 VREF 180 7 F4 G5 1 VREF 147 6 V4 W1 √ - 181 7 G6 H7 2 - 148 6 U6 W2 √ VREF 182 7 E4 E3 √ - 149 6 T5 V3 √ - Notes: 1. AO in the XCV600E. 150 6 U4 U5 √ - 2. AO in the XCV400E. 151 6 U3 T7 2 - 152 6 T6 U2 1 - 153 6 T4 U1 1 - DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 71 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E FG680 Fine-Pitch Ball Grid Array Package Bank Pin Description Pin # XCV600E, XCV1000E, XCV1600E, and XCV2000E devices in the FG680 fine-pitch Ball Grid Array package 0 IO_L13N_Y A29 have footprint compatibility. Pins labeled I0_VREF can be 0 IO_L13P_Y B29 used as either in all parts unless device-dependent as indi- cated in the footnotes. If the pin is not used as V , it can REF 0 IO_VREF_L14N_YY B28 be used as general I/O. Immediately following Table 22, see Table 23 for Differential Pair information. 0 IO_L14P_YY A28 0 IO_L15N_YY C28 Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E 0 IO_L15P_YY B27 Bank Pin Description Pin # 0 IO_L16N_Y D27 0GCK3 A20 0 IO_L16P_Y A27 0IO D35 0 IO_L17N_Y C27 0IO B36 0 IO_L17P_Y B26 0 IO_L0N_Y C35 0 IO_L18N_YY D26 0 IO_L0P_Y A36 0 IO_L18P_YY C26 1 0 IO_VREF_L1N_Y D34 1 0 IO_VREF_L19N_YY A26 0 IO_L1P_Y B35 0 IO_L19P_YY D25 0 IO_L2N_YY C34 0 IO_L20N_Y B25 0 IO_L2P_YY A35 0 IO_L20P_Y C25 0 IO_VREF_L3N_YY D33 0 IO_L21N_Y A25 0 IO_L3P_YY B34 0 IO_L21P_Y D24 0IO_L4N C33 0 IO_L22N_YY A24 0 IO_L4P A34 0 IO_L22P_YY B23 0 IO_L5N_Y D32 0 IO_VREF_L23N_YY C24 0 IO_L5P_Y B33 0 IO_L23P_YY A23 0 IO_L6N_YY C32 0 IO_L24N_Y B24 0 IO_L6P_YY D31 0 IO_L24P_Y B22 0 IO_VREF_L7N_YY A33 0 IO_L25N_Y E23 0 IO_L7P_YY C31 0 IO_L25P_Y A22 0 IO_L8N_Y B32 0 IO_L26N_YY D23 0 IO_L8P_Y B31 3 0 IO_L26P_YY B21 0 IO_VREF_L9N_Y A32 0 IO_VREF_L27N_YY C23 0IO_L9P_Y D30 0 IO_L27P_YY A21 0 IO_L10N_YY A31 0 IO_L28N_Y E22 0 IO_L10P_YY C30 0 IO_L28P_Y B20 0 IO_VREF_L11N_YY B30 0 IO_LVDS_DLL_L29N C22 0 IO_L11P_YY D29 2 0 IO_VREF D22 0 IO_L12N_Y A30 0 IO_L12P_Y C29 1GCK2 D21 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 72 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E Bank Pin Description Pin # Bank Pin Description Pin # 1IO C5 1 IO_L47N_Y B11 1 IO_LVDS_DLL_L29P A19 1 IO_L47P_Y C11 1 IO_L30N_Y C21 1 IO_L48N_YY A10 2 1 IO_VREF_L30P_Y B19 1 IO_VREF_L48P_YY D11 1 IO_L31N_Y C19 1 IO_L49N_YY B10 1 IO_L31P_Y A18 1 IO_L49P_YY C10 1 IO_L32N_YY D19 1 IO_L50N_Y A9 3 1 IO_VREF_L32P_YY B18 1 IO_VREF_L50P_Y D10 1 IO_L33N_YY C18 1 IO_L51N_Y B9 1 IO_L33P_YY A17 1 IO_L51P_Y C9 1 IO_L34N_Y D18 1 IO_L52N_YY A8 1 IO_L34P_Y B17 1 IO_VREF_L52P_YY B8 1 IO_L35N_Y E18 1 IO_L53N_YY D9 1 IO_L35P_Y A16 1 IO_L53P_YY A7 1 IO_L36N_YY C17 1 IO_L54N_Y C8 1 IO_VREF_L36P_YY D17 1 IO_L54P_Y B7 1 IO_L37N_YY B16 1 IO_L55N_Y D8 1 IO_L37P_YY E17 1 IO_L55P_Y A6 1 IO_L38N_Y A15 1 IO_L56N_YY C7 1 IO_L38P_Y C16 1 IO_VREF_L56P_YY B6 1 IO_L39N_Y B15 1 IO_L57N_YY D7 1 IO_L39P_Y D16 1 IO_L57P_YY A5 1 IO_L40N_YY A14 1 IO_L58N_Y C6 1 1 1 IO_VREF_L40P_YY B14 1 IO_VREF_L58P_Y B5 1 IO_L41N_YY C15 1 IO_L59N_Y D6 1 IO_L41P_YY A13 1 IO_L59P_Y A4 1 IO_L42N_Y D15 1 IO_WRITE_L60N_YY B4 1 IO_L42P_Y B13 1 IO_CS_L60P_YY D5 1 IO_L43N_Y C14 1 IO_L43P_Y A12 2IO D1 1 IO_L44N_YY D14 2IO F4 1 IO_L44P_YY C13 2 IO_DOUT_BUSY_L61P_YY E3 1 IO_L45N_YY B12 2 IO_DIN_D0_L61N_YY C2 1 IO_VREF_L45P_YY D13 2 IO_L62P_Y D3 1 IO_L46N_Y A11 2 IO_L62N_Y F3 1 1 IO_L46P_Y C12 2 IO_VREF_L63P D2 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 73 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E Bank Pin Description Pin # Bank Pin Description Pin # 2 IO_L63N G4 2 IO_L81N_Y T3 2 IO_L64P G3 2 IO_L82P_YY P2 2 IO_L64N E2 2 IO_L82N_YY U5 2 IO_VREF_L65P_Y H4 2 IO_L83P P1 2 IO_L65N_Y E1 2 IO_L83N U4 2 IO_L66P_YY H3 2 IO_L84P_Y R2 2 IO_L66N_YY F2 2 IO_L84N_Y U3 2 IO_L67P J4 2 IO_VREF_L85P_YY V5 2 IO_L67N F1 2 IO_D3_L85N_YY R1 2 IO_L68P_Y J3 2 IO_L86P_YY V4 2 IO_L68N_Y G2 2 IO_L86N_YY T2 2 IO_VREF_L69P_YY G1 2 IO_L87P V3 2 IO_L69N_YY K4 2 IO_L87N T1 2 IO_L70P_YY H2 2 IO_L88P W4 2 IO_L70N_YY K3 2 IO_L88N U2 3 2 IO_VREF_L71P H1 2 IO_VREF_L89P_YY W3 2 IO_L71N L4 2 IO_L89N_YY U1 2 IO_L72P J2 2 IO_L90P_YY AA3 2 IO_L72N L3 2 IO_L90N_YY V2 2 2 IO_VREF_L73P_YY J1 2 IO_VREF_L91P AA4 2 IO_L73N_YY M3 2 IO_L91N V1 2 IO_L74P_YY K2 2 IO_L92P_YY AB2 2 IO_L74N_YY N4 2 IO_L92N_YY W2 2 IO_L75P K1 2 IO_L75N N3 3IO AP3 2 IO_VREF_L76P_YY L2 3IO AT3 2 IO_D1_L76N_YY P4 3IO AB3 2 IO_D2_L77P_YY P3 3 IO_L93P AB4 2 2 IO_L77N_YY L1 3 IO_VREF_L93N W1 2 IO_L78P_Y R4 3 IO_L94P_YY AB5 2 IO_L78N_Y M2 3 IO_L94N_YY Y2 2 IO_L79P R3 3 IO_L95P_YY AC2 2 IO_L79N M1 3 IO_VREF_L95N_YY Y1 2 IO_L80P T4 3 IO_L96P AC3 2 IO_L80N N2 3 IO_L96N AA1 1 2 IO_VREF_L81P_Y N1 3 IO_L97P AC4 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 74 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E Bank Pin Description Pin # Bank Pin Description Pin # 3 IO_L97N AA2 3 IO_VREF_L115N_YY AL4 3 IO_L98P_YY AC5 3 IO_L116P_Y AM3 3 IO_L98N_YY AB1 3 IO_L116N_Y AN1 3 IO_D4_L99P_YY AD3 3 IO_L117P AM4 3 IO_VREF_L99N_YY AC1 3 IO_L117N AP1 3 IO_L100P_Y AD1 3 IO_L118P_YY AN2 3 IO_L100N_Y AD4 3 IO_L118N_YY AP2 3 IO_L101P AD2 3 IO_L119P_Y AN3 3 IO_L101N AE3 3 IO_VREF_L119N_Y AR1 3 IO_L102P_YY AE1 3 IO_L120P AN4 3 IO_L102N_YY AE4 3 IO_L120N AT1 3 IO_L103P_Y AE2 3 IO_L121P AR2 1 1 3 IO_VREF_L103N_Y AF3 3 IO_VREF_L121N AP4 3 IO_L104P AF4 3 IO_L122P_Y AT2 3 IO_L104N AF1 3 IO_L122N_Y AR3 3 IO_L105P AG3 3 IO_D7_L123P_YY AR4 3 IO_L105N AF2 3 IO_INIT_L123N_YY AU2 3 IO_L106P_Y AG4 3 IO_L106N_Y AG1 4GCK0 AW19 3 IO_L107P_YY AH34IO AV3 3 IO_D5_L107N_YY AG2 4 IO_L124P_YY AU4 3 IO_D6_L108P_YY AH1 4 IO_L124N_YY AV5 3 IO_VREF_L108N_YY AJ2 4 IO_L125P_Y AT6 3 IO_L109P AH2 4 IO_L125N_Y AV4 1 3 IO_L109N AJ3 4 IO_VREF_L126P_Y AU6 3 IO_L110P_YY AJ1 4 IO_L126N_Y AW4 3 IO_L110N_YY AJ4 4 IO_L127P_YY AT7 3 IO_L111P_YY AK1 4 IO_L127N_YY AW5 3 IO_VREF_L111N_YY AK3 4 IO_VREF_L128P_YY AU7 3 IO_L112P AK2 4 IO_L128N_YY AV6 3 IO_L112N AK4 4 IO_L129P_Y AT8 3 IO_L113P AL1 4 IO_L129N_Y AW6 3 3 IO_VREF_L113N AL2 4 IO_L130P_Y AU8 3 IO_L114P_YY AM1 4 IO_L130N_Y AV7 3 IO_L114N_YY AL3 4 IO_L131P_YY AT9 3 IO_L115P_YY AM2 4 IO_L131N_YY AW7 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 75 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E Bank Pin Description Pin # Bank Pin Description Pin # 4 IO_VREF_L132P_YY AV8 4 IO_L150P_Y AT18 4 IO_L132N_YY AU9 4 IO_L150N_Y AV17 4 IO_L133P_Y AW8 4 IO_L151P_YY AU18 4 IO_L133N_Y AT10 4 IO_L151N_YY AW17 3 4 IO_VREF_L134P_Y AV9 4 IO_VREF_L152P_YY AT19 4 IO_L134N_Y AU10 4 IO_L152N_YY AV18 4 IO_L135P_YY AW9 4 IO_L153P_Y AU19 4 IO_L135N_YY AT11 4 IO_L153N_Y AW18 2 4 IO_VREF_L136P_YY AV10 4 IO_VREF_L154P AU21 4 IO_L136N_YY AU11 4 IO_L154N AV19 4 IO_L137P_Y AW10 4 IO_LVDS_DLL_L155P AT21 4 IO_L137N_Y AU12 4 IO_L138P_Y AV11 5 GCK1 AU22 4 IO_L138N_Y AT135IO AT34 4 IO_VREF_L139P_YY AW115IO AW20 4 IO_L139N_YY AU13 5 IO_LVDS_DLL_L155N AT22 2 4 IO_L140P_YY AT14 5 IO_VREF_L156P_Y AV20 4 IO_L140N_YY AV12 5 IO_L156N_Y AR22 4 IO_L141P_Y AU14 5 IO_L157P_YY AV23 4 IO_L141N_Y AW12 5 IO_VREF_L157N_YY AW21 4 IO_L142P_Y AT15 5 IO_L158P_YY AU23 4 IO_L142N_Y AV13 5 IO_L158N_YY AV21 4 IO_L143P_YY AU15 5 IO_L159P_Y AT23 4 IO_L143N_YY AW13 5 IO_L159N_Y AW22 1 4 IO_VREF_L144P_YY AV14 5 IO_L160P_Y AR23 4 IO_L144N_YY AT16 5 IO_L160N_Y AV22 4 IO_L145P_Y AW14 5 IO_L161P_YY AV24 4 IO_L145N_Y AU16 5 IO_VREF_L161N_YY AW23 4 IO_L146P_Y AV15 5 IO_L162P_YY AW24 4 IO_L146N_Y AR17 5 IO_L162N_YY AU24 4 IO_L147P_YY AW15 5 IO_L163P_Y AW25 4 IO_L147N_YY AT17 5 IO_L163N_Y AT24 4 IO_VREF_L148P_YY AU17 5 IO_L164P_Y AV25 4 IO_L148N_YY AV16 5 IO_L164N_Y AU25 4 IO_L149P_Y AR18 5 IO_L165P_YY AW26 1 4 IO_L149N_Y AW16 5 IO_VREF_L165N_YY AT25 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 76 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E Bank Pin Description Pin # Bank Pin Description Pin # 5 IO_L166P_YY AV26 5 IO_L184P_Y AU34 5 IO_L166N_YY AW27 5 IO_L184N_Y AU36 5 IO_L167P_Y AU26 5 IO_L167N_Y AV276IO W39 5 IO_L168P_Y AT266IO AR37 5 IO_L168N_Y AW286IO AR39 5 IO_L169P_YY AU27 6 IO_L185N_YY AR36 5 IO_L169N_YY AV28 6 IO_L185P_YY AT38 5 IO_L170P_YY AW29 6 IO_L186N_Y AR38 5 IO_VREF_L170N_YY AT27 6 IO_L186P_Y AP36 1 5 IO_L171P_Y AW30 6 IO_VREF_L187N AT39 5 IO_L171N_Y AU28 6 IO_L187P AP37 5 IO_L172P_Y AV30 6 IO_L188N AP38 5 IO_L172N_Y AV29 6 IO_L188P AP39 5 IO_L173P_YY AW31 6 IO_VREF_L189N_Y AN36 5 IO_VREF_L173N_YY AU29 6 IO_L189P_Y AN38 5 IO_L174P_YY AV31 6 IO_L190N_YY AN37 5 IO_L174N_YY AT29 6 IO_L190P_YY AN39 5 IO_L175P_Y AW32 6 IO_L191N AM36 3 5 IO_VREF_L175N_Y AU30 6 IO_L191P AM38 5 IO_L176P_Y AW33 6 IO_L192N_Y AM37 5 IO_L176N_Y AT30 6 IO_L192P_Y AL36 5 IO_L177P_YY AV33 6 IO_VREF_L193N_YY AM39 5 IO_VREF_L177N_YY AU31 6 IO_L193P_YY AL37 5 IO_L178P_YY AT31 6 IO_L194N_YY AL38 5 IO_L178N_YY AW34 6 IO_L194P_YY AK36 3 5 IO_L179P_Y AV32 6 IO_VREF_L195N AL39 5 IO_L179N_Y AV34 6 IO_L195P AK37 5 IO_L180P_Y AU32 6 IO_L196N AK38 5 IO_L180N_Y AW35 6 IO_L196P AJ36 5 IO_L181P_YY AT32 6 IO_VREF_L197N_YY AK39 5 IO_VREF_L181N_YY AV35 6 IO_L197P_YY AJ37 5 IO_L182P_YY AU33 6 IO_L198N_YY AJ38 5 IO_L182N_YY AW36 6 IO_L198P_YY AH37 5 IO_L183P_Y AT33 6 IO_L199N AJ39 1 5 IO_VREF_L183N_Y AV36 6 IO_L199P AH38 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 77 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E Bank Pin Description Pin # Bank Pin Description Pin # 6 IO_VREF_L200N_YY AH39 7 IO_L216N_YY AA37 6 IO_L200P_YY AG38 7 IO_L216P_YY W38 6 IO_L201N_YY AG36 7 IO_L217N W37 2 6 IO_L201P_YY AG39 7 IO_VREF_L217P V39 6 IO_L202N_Y AG37 7 IO_L218N_YY W36 6 IO_L202P_Y AF39 7 IO_L218P_YY U39 6 IO_L203N AF36 7 IO_L219N_YY V38 6 IO_L203P AE38 7 IO_VREF_L219P_YY U38 6 IO_L204N AF37 7 IO_L220N V37 6 IO_L204P AF38 7 IO_L220P T39 1 6 IO_VREF_L205N_Y AE39 7 IO_L221N V36 6 IO_L205P_Y AE36 7 IO_L221P T38 6 IO_L206N_YY AD38 7 IO_L222N_YY V35 6 IO_L206P_YY AE37 7 IO_L222P_YY R39 6 IO_L207N AD39 7 IO_L223N_YY U37 6 IO_L207P AD36 7 IO_VREF_L223P_YY U36 6 IO_L208N_Y AC38 7 IO_L224N_Y R38 6 IO_L208P_Y AC39 7 IO_L224P_Y U35 6 IO_VREF_L209N_YY AD37 7 IO_L225N P39 6 IO_L209P_YY AB38 7 IO_L225P T37 6 IO_L210N_YY AC35 7 IO_L226N_YY P38 6 IO_L210P_YY AB39 7 IO_L226P_YY T36 6 IO_L211N AC36 7 IO_L227N_Y N39 1 6 IO_L211P AA38 7 IO_VREF_L227P_Y N38 6 IO_L212N AC37 7 IO_L228N R37 6 IO_L212P AA39 7 IO_L228P M39 6 IO_VREF_L213N_YY AB35 7 IO_L229N R36 6 IO_L213P_YY Y38 7 IO_L229P M38 6 IO_L214N_YY AB36 7 IO_L230N_Y P37 6 IO_L214P_YY Y39 7 IO_L230P_Y L39 2 6 IO_VREF_L215N AB37 7 IO_L231N_YY P36 6 IO_L215P AA36 7 IO_L231P_YY N37 7 IO_L232N_YY L38 7IO C38 7 IO_VREF_L232P_YY N36 7IO B37 7 IO_L233N K39 7IO F37 7 IO_L233P M37 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 78 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E Bank Pin Description Pin # Bank Pin Description Pin # 7 IO_L234N_YY K38 NA TDI B3 7 IO_L234P_YY L37 2 TDO C4 7 IO_L235N_YY J39 NA TMS E36 7 IO_VREF_L235P_YY L36 7 IO_L236N J38 NA VCCINT E8 7 IO_L236P K37 NA VCCINT E9 7 IO_L237N H39 NA VCCINT E15 3 7 IO_VREF_L237P K36 NA VCCINT E16 7 IO_L238N_YY H38 NA VCCINT E24 7 IO_L238P_YY J37 NA VCCINT E25 7 IO_L239N_YY G39 NA VCCINT E31 7 IO_VREF_L239P_YY G38 NA VCCINT E32 7 IO_L240N_Y J36 NA VCCINT H5 7 IO_L240P_Y F39 NA VCCINT H35 7 IO_L241N H37 NA VCCINT J5 7 IO_L241P F38 NA VCCINT J35 7 IO_L242N_YY H36 NA VCCINT R5 7 IO_L242P_YY E39 NA VCCINT R35 7 IO_L243N_Y G37 NA VCCINT T5 7 IO_VREF_L243P_Y E38 NA VCCINT T35 7 IO_L244N G36 NA VCCINT AD5 7 IO_L244P D39 NA VCCINT AD35 7 IO_L245N D38 NA VCCINT AE5 1 7 IO_VREF_L245P F36 NA VCCINT AE35 7 IO_L246N_Y D37 NA VCCINT AL5 7 IO_L246P_Y E37 NA VCCINT AL35 NA VCCINT AM5 2CCLK E4 NA VCCINT AM35 3DONE AU5 NA VCCINT AR8 NA DXN AV37 NA VCCINT AR9 NA DXP AU35 NA VCCINT AR15 NA M0 AT37 NA VCCINT AR16 NA M1 AU38 NA VCCINT AR24 NA M2 AT35 NA VCCINT AR25 NA PROGRAM AT5 NA VCCINT AR31 NA TCK C36 NA VCCINT AR32 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 79 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E Bank Pin Description Pin # Bank Pin Description Pin # 5 VCCO AR26 0 VCCO E34 6 VCCO AP35 0 VCCO E33 6 VCCO AN35 0 VCCO E30 6 VCCO AK35 0 VCCO E29 6 VCCO AJ35 0 VCCO E27 6VCCO AG35 0 VCCO E26 6VCCO AF35 1 VCCO E10 7VCCO P35 1 VCCO E11 7VCCO N35 1 VCCO E13 7VCCO L35 1 VCCO E14 7VCCO K35 1 VCCO E6 7VCCO G35 1 VCCO E7 7VCCO F35 2 VCCO P5 2 VCCO N5 NA GND Y5 2 VCCO L5 NA GND Y4 2 VCCO K5 NA GND Y37 2 VCCO G5 NA GND Y36 2 VCCO F5 NA GND Y35 3 VCCO AP5 NA GND Y3 3 VCCO AN5 NA GND W5 3 VCCO AK5 NA GND W35 3 VCCO AJ5 NA GND M5 3 VCCO AG5 NA GND M4 3 VCCO AF5 NA GND M36 4 VCCO AR10 NA GND M35 4 VCCO AR11 NA GND E5 4 VCCO AR13 NA GND E35 4 VCCO AR14 NA GND E28 4 VCCO AR6 NA GND E21 4 VCCO AR7 NA GND E20 5 VCCO AR34 NA GND E19 5 VCCO AR33 NA GND E12 5 VCCO AR30 NA GND D4 5 VCCO AR29 NA GND D36 5 VCCO AR27 NA GND D28 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 80 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E Table 22: FG680 - XCV600E, XCV1000E, XCV1600E, XCV2000E Bank Pin Description Pin # Bank Pin Description Pin # NA GND D20 NA GND AR19 NA GND D12 NA GND AR12 NA GND C39 NA GND AH5 NA GND C37 NA GND AH4 NA GND C3 NA GND AH36 NA GND C20 NA GND AH35 NA GND C1 NA GND AA5 NA GND B39 NA GND AA35 NA GND B38 NA GND A39 NA GND B2 NA GND A38 NA GND B1 NA GND A37 NA GND AW39 NA GND A3 NA GND AW38 NA GND A2 NA GND AW37 NA GND A1 Notes: NA GND AW3 1. V or I/O option only in the XCV1000E, 1600E, 2000E; REF NA GND AW2 otherwise, I/O option only. 2. V or I/O option only in the XCV1600E, 2000E; otherwise, REF NA GND AW1 I/O option only. NA GND AV39 3. V or I/O option only in the XCV2000E; otherwise, I/O REF option only. NA GND AV38 NA GND AV2 NA GND AV1 NA GND AU39 NA GND AU37 NA GND AU3 NA GND AU20 NA GND AU1 NA GND AT4 NA GND AT36 NA GND AT28 NA GND AT20 NA GND AT12 NA GND AR5 NA GND AR35 NA GND AR28 NA GND AR21 NA GND AR20 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 81 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 23: FG680 Differential Pin Pair Summary FG680 Differential Pin Pairs XCV600E, XCV1000E, XCV1600E, XCV2000E Virtex-E devices have differential pin pairs that can also pro- P N Other vide other functions when not used as a differential pair. A √ in the AO column indicates that the pin pair can be used as Pair Bank Pin Pin AO Functions an asynchronous output for all devices provided in this 18 0 C26 D26 √ - package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if 19 0 D25 A26 √ VREF the pin pair are in the same CLB row and column in the 20 0 C25 B25 3 - device. Numbers in this column refer to footnotes that indi- cate which devices have pin pairs than can be asynchro- 21 0 D24 A25 3 - nous outputs. The Other Functions column indicates 22 0 B23 A24 √ - alternative function(s) not available when the pair is used as a differential pair or differential clock. 23 0 A23 C24 √ VREF 24 0 B22 B24 5 - Table 23: FG680 Differential Pin Pair Summary XCV600E, XCV1000E, XCV1600E, XCV2000E 25 0 A22 E23 5 - P N Other 26 0 B21 D23 √ - Pair Bank Pin Pin AO Functions 27 0 A21 C23 √ VREF GCLK LVDS 28 0 B20 E22 2 - 3 0 A20 C22 NA IO_DLL_L29N 29 1 A19 C22 NA IO_LVDS_DLL 2 1 D21 A19 NA IO_DLL_L29P 30 1 B19 C21 2 VREF 1 5 AU22 AT22 NA IO_DLL_L155N 31 1 A18 C19 2 - 0 4 AW19 AT21 NA IO_DLL_L155P 32 1 B18 D19 √ VREF IO LVDS 33 1 A17 C18 √ - Total Pairs: 247, Asynchronous Output Pairs: 111 34 1 B17 D18 5 - 00 A36 C35 5 - 35 1 A16 E18 5 - 10 B35 D34 5 VREF 36 1 D17 C17 √ VREF 20 A35 C34 √ - 37 1 E17 B16 √ - 30 B34 D33 √ VREF 38 1 C16 A15 3 - 40 A34 C33 3 - 39 1 D16 B15 3 - 50 B33 D32 3 - 40 1 B14 A14 √ VREF 60 D31 C32 √ - 41 1 A13 C15 √ - 70 C31 A33 √ VREF 42 1 B13 D15 5 - 80 B31 B32 5 - 43 1 A12 C14 5 - 9 0 D30 A32 5 VREF 44 1 C13 D14 √ - 10 0 C30 A31 √ - 45 1 D13 B12 √ VREF 11 0 D29 B30 √ VREF 46 1 C12 A11 2 - 12 0 C29 A30 2 - 47 1 C11 B11 2 - 13 0 B29 A29 2 - 48 1 D11 A10 √ VREF 14 0 A28 B28 √ VREF 49 1 C10 B10 √ - 15 0 B27 C28 √ - 50 1 D10 A9 5 VREF 16 0 A27 D27 5 - 51 1 C9 B9 5 - 17 0 B26 C27 5 - Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 82 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 23: FG680 Differential Pin Pair Summary Table 23: FG680 Differential Pin Pair Summary XCV600E, XCV1000E, XCV1600E, XCV2000E XCV600E, XCV1000E, XCV1600E, XCV2000E P N Other P N Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 52 1 B8 A8 √ VREF 86 2 V4 T2 √ - 53 1 A7 D9 √ - 87 2 V3 T1 7 - 54 1 B7 C8 3 - 88 2 W4 U2 4 - 55 1 A6 D8 3 - 89 2 W3 U1 √ VREF 56 1 B6 C7 √ VREF 90 2 AA3 V2 √ - 57 1 A5 D7 √ - 91 2 AA4 V1 4 VREF 58 1 B5 C6 5 VREF 92 2 AB2 W2 √ - 59 1 A4 D6 5 - 93 3 AB4 W1 4 VREF 60 1 D5 B4 √ CS 94 3 AB5 Y2 √ - 61 2 E3 C2 √ DIN, D0 95 3 AC2 Y1 √ VREF 62 2 D3 F3 6 - 96 3 AC3 AA1 4 - 63 2 D2 G4 4 VREF 97 3 AC4 AA2 7 - 64 2 G3 E2 4 - 98 3 AC5 AB1 √ - 65 2 H4 E1 6 VREF 99 3 AD3 AC1 √ VREF 66 2 H3 F2 √ - 100 3 AD1 AD4 6 - 67 2 J4 F1 4 - 101 3 AD2 AE3 4 - 68 2 J3 G2 6 - 102 3 AE1 AE4 √ - 69 2 G1 K4 √ VREF 103 3 AE2 AF3 6 VREF 70 2 H2 K3 √ - 104 3 AF4 AF1 4 - 71 2 H1 L4 7 VREF 105 3 AG3 AF2 4 - 72 2 J2 L3 4 - 106 3 AG4 AG1 6 - 73 2 J1 M3 √ VREF 107 3 AH3 AG2 √ D5 74 2 K2 N4 √ - 108 3 AH1 AJ2 √ VREF 75 2 K1 N3 4 - 109 3 AH2 AJ3 4 - 76 2 L2 P4 √ D1 110 3 AJ1 AJ4 √ - 77 2 P3 L1 √ D2 111 3 AK1 AK3 √ VREF 78 2 R4 M2 6 - 112 3 AK2 AK4 4 - 79 2 R3 M1 4 - 113 3 AL1 AL2 7 VREF 80 2 T4 N2 4 - 114 3 AM1 AL3 √ - 81 2 N1 T3 6 VREF 115 3 AM2 AL4 √ VREF 82 2 P2 U5 √ - 116 3 AM3 AN1 6 - 83 2 P1 U4 4 - 117 3 AM4 AP1 4 - 84 2 R2 U3 6 - 118 3 AN2 AP2 √ - 85 2 V5 R1 √ D3 119 3 AN3 AR1 6 VREF DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 83 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 23: FG680 Differential Pin Pair Summary Table 23: FG680 Differential Pin Pair Summary XCV600E, XCV1000E, XCV1600E, XCV2000E XCV600E, XCV1000E, XCV1600E, XCV2000E P N Other P N Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 120 3 AN4 AT1 4 - 154 4 AU21 AV19 2 VREF 121 3 AR2 AP4 4 VREF 155 5 AT21 AT22 NA IO_LVDS_DLL 122 3 AT2 AR3 6 - 156 5 AV20 AR22 8 VREF 123 3 AR4 AU2 √ INIT 157 5 AV23 AW21 √ VREF 124 4 AU4 AV5 √ - 158 5 AU23 AV21 √ - 125 4 AT6 AV4 5 - 159 5 AT23 AW22 5 - 126 4 AU6 AW4 5 VREF 160 5 AR23 AV22 5 - 127 4 AT7 AW5 √ - 161 5 AV24 AW23 √ VREF 128 4 AU7 AV6 √ VREF 162 5 AW24 AU24 √ - 129 4 AT8 AW6 3 - 163 5 AW25 AT24 3 - 130 4 AU8 AV7 3 - 164 5 AV25 AU25 3 - 131 4 AT9 AW7 √ - 165 5 AW26 AT25 √ VREF 132 4 AV8 AU9 √ VREF 166 5 AV26 AW27 √ - 133 4 AW8 AT10 5 - 167 5 AU26 AV27 5 - 134 4 AV9 AU10 5 VREF 168 5 AT26 AW28 5 - 135 4 AW9 AT11 √ - 169 5 AU27 AV28 √ - 136 4 AV10 AU11 √ VREF 170 5 AW29 AT27 √ VREF 137 4 AW10 AU12 2 - 171 5 AW30 AU28 2 - 138 4 AV11 AT13 2 - 172 5 AV30 AV29 2 - 139 4 AW11 AU13 √ VREF 173 5 AW31 AU29 √ VREF 140 4 AT14 AV12 √ - 174 5 AV31 AT29 √ - 141 4 AU14 AW12 5 - 175 5 AW32 AU30 5 VREF 142 4 AT15 AV13 5 - 176 5 AW33 AT30 5 - 143 4 AU15 AW13 √ - 177 5 AV33 AU31 √ VREF 144 4 AV14 AT16 √ VREF 178 5 AT31 AW34 √ - 145 4 AW14 AU16 3 - 179 5 AV32 AV34 3 - 146 4 AV15 AR17 3 - 180 5 AU32 AW35 3 - 147 4 AW15 AT17 √ - 181 5 AT32 AV35 √ VREF 148 4 AU17 AV16 √ VREF 182 5 AU33 AW36 √ - 149 4 AR18 AW16 5 - 183 5 AT33 AV36 5 VREF 150 4 AT18 AV17 5 - 184 5 AU34 AU36 5 - 151 4 AU18 AW17 √ - 185 6 AT38 AR36 √ - 152 4 AT19 AV18 √ VREF 186 6 AP36 AR38 6 - 153 4 AU19 AW18 2 - 187 6 AP37 AT39 4 VREF Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 84 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 23: FG680 Differential Pin Pair Summary Table 23: FG680 Differential Pin Pair Summary XCV600E, XCV1000E, XCV1600E, XCV2000E XCV600E, XCV1000E, XCV1600E, XCV2000E P N Other P N Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 188 6 AP39 AP38 4 - 222 7 R39 V35 √ - 189 6 AN38 AN36 6 VREF 223 7 U36 U37 √ VREF 190 6 AN39 AN37 √ - 224 7 U35 R38 6 - 191 6 AM38 AM36 4 - 225 7 T37 P39 4 - 192 6 AL36 AM37 6 - 226 7 T36 P38 √ - 193 6 AL37 AM39 √ VREF 227 7 N38 N39 6 VREF 194 6 AK36 AL38 √ - 228 7 M39 R37 4 - 195 6 AK37 AL39 7 VREF 229 7 M38 R36 4 - 196 6 AJ36 AK38 4 - 230 7 L39 P37 6 - 197 6 AJ37 AK39 √ VREF 231 7 N37 P36 √ - 198 6 AH37 AJ38 √ - 232 7 N36 L38 √ VREF 199 6 AH38 AJ39 4 - 233 7 M37 K39 4 - 200 6 AG38 AH39 √ VREF 234 7 L37 K38 √ - 201 6 AG39 AG36 √ - 235 7 L36 J39 √ VREF 202 6 AF39 AG37 6 - 236 7 K37 J38 4 - 203 6 AE38 AF36 4 - 237 7 K36 H39 √ VREF 204 6 AF38 AF37 4 - 238 7 J37 H38 √ - 205 6 AE36 AE39 6 VREF 239 7 G38 G39 √ VREF 206 6 AE37 AD38 √ - 240 7 F39 J36 6 - 207 6 AD36 AD39 4 - 241 7 F38 H37 4 - 208 6 AC39 AC38 6 - 242 7 E39 H36 √ - 209 6 AB38 AD37 √ VREF 243 7 E38 G37 6 VREF 210 6 AB39 AC35 √ - 244 7 D39 G36 4 - 211 6 AA38 AC36 7 - 245 7 F36 D38 4 VREF 212 6 AA39 AC37 4 - 246 7 E37 D37 6 - 213 6 Y38 AB35 √ VREF Notes: 1. AO in the XCV1000E, 1600E, 2000E. 214 6 Y39 AB36 √ - 2. AO in the XCV600E, 1000E, 1600E. 3. AO in the XCV600E, 1000E. 215 6 AA36 AB37 4 VREF 4. AO in the XCV1000E, 1600E. 216 7 W38 AA37 √ - 5. AO in the XCV1000E, 2000E. 6. AO in the XCV600E, 1000E, 2000E. 217 7 V39 W37 4 VREF 7. AO in the XCV1000E. 8. AO in the XCV2000E. 218 7 U39 W36 √ - 219 7 U38 V38 √ VREF 220 7 T39 V37 4 - 221 7 T38 V36 7 - DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 85 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E FG860 Fine-Pitch Ball Grid Array Package Bank Pin Description Pin # XCV1000E, XCV1600E, and XCV2000E devices in the FG680 fine-pitch Ball Grid Array package have footprint 0 IO_L8P_YY C32 compatibility. Pins labeled I0_VREF can be used as either 0 IO_VREF_L9N_YY C36 in all parts unless device-dependent as indicated in the foot- notes. If the pin is not used as V , it can be used as gen- REF 0 IO_L9P_YY B32 eral I/O. Immediately following Table 24, see Table 25 for 0 IO_L10N_Y A32 Differential Pair information. 0 IO_L10P_Y D35 Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E 2 0 IO_VREF_L11N_Y C31 Bank Pin Description Pin # 0 IO_L11P_Y C35 0GCK3 C22 0 IO_L12N_YY E34 0IO A26 0 IO_L12P_YY A31 0IO B31 0 IO_VREF_L13N_YY D34 0IO B34 0 IO_L13P_YY C30 0IO C24 0 IO_L14N_Y B30 0IO C29 0 IO_L14P_Y E33 0IO C34 0 IO_L15N_Y A30 0IO D24 0 IO_L15P_Y D33 0IO D36 0 IO_VREF_L16N_YY C33 0IO D40 0 IO_L16P_YY B29 0IO E26 0 IO_L17N_YY E32 0IO E28 0 IO_L17P_YY A29 0IO E35 0 IO_L18N_Y D32 0 IO_L0N_Y A38 0 IO_L18P_Y C28 0 IO_L0P_Y D38 0 IO_L19N_Y E31 0 IO_L1N_Y B37 0 IO_L19P_Y B28 0 IO_L1P_Y E37 0 IO_L20N_Y D31 0 IO_VREF_L2N_Y A37 0 IO_L20P_Y A28 0 IO_L2P_Y C39 0 IO_L21N_Y D30 0 IO_L3N_Y B36 0 IO_L21P_Y C27 0 IO_L3P_Y C38 0 IO_L22N_YY E29 0 IO_L4N_YY A36 0 IO_L22P_YY B27 0 IO_L4P_YY B35 0 IO_VREF_L23N_YY D29 0 IO_VREF_L5N_YY A35 0 IO_L23P_YY A27 0 IO_L5P_YY D37 0 IO_L24N_Y C26 0IO_L6N_Y C37 0 IO_L24P_Y D28 0 IO_L6P_Y A34 0 IO_L25N_Y B26 0 IO_L7N_Y E36 0 IO_L25P_Y F27 0 IO_L7P_Y B33 0 IO_L26N_YY E27 0 IO_L8N_YY A33 0 IO_L26P_YY C25 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 86 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Bank Pin Description Pin # Bank Pin Description Pin # 0 IO_VREF_L27N_YY D27 1 IO_L38P_YY E19 0 IO_L27P_YY B25 1 IO_L39N_Y D18 0 IO_L28N_Y A25 1 IO_L39P_Y A19 0 IO_L28P_Y D26 1 IO_L40N_Y E18 0 IO_L29N_Y A24 1 IO_L40P_Y C19 0 IO_L29P_Y E25 1 IO_L41N_YY B19 0 IO_L30N_YY D25 1 IO_VREF_L41P_YY E17 0 IO_L30P_YY B24 1 IO_L42N_YY A18 0 IO_VREF_L31N_YY E24 1 IO_L42P_YY D16 0 IO_L31P_YY A23 1 IO_L43N_Y E16 0 IO_L32N_Y C23 1 IO_L43P_Y B18 0 IO_L32P_Y E23 1 IO_L44N_Y F16 1 0 IO_VREF_L33N_Y B23 1 IO_L44P_Y A17 0 IO_L33P_Y D23 1 IO_L45N_YY C17 0 IO_LVDS_DLL_L34N A22 1 IO_VREF_L45P_YY E15 1 IO_L46N_YY B17 1GCK2 B22 1 IO_L46P_YY D14 1IO A14 1 IO_L47N_Y A16 1IO A20 1 IO_L47P_Y E14 1IO B11 1 IO_L48N_Y C16 1IO B13 1 IO_L48P_Y D13 1IO C8 1 IO_L49N_Y B16 1IO C18 1 IO_L49P_Y D12 1IO C21 1 IO_L50N_Y A15 1IO D7 1 IO_L50P_Y E12 1IO D10 1 IO_L51N_YY C15 1IO D15 1 IO_L51P_YY C11 1IO D17 1 IO_L52N_YY B15 1IO E20 1 IO_VREF_L52P_YY D11 1 IO_LVDS_DLL_L34P D22 1 IO_L53N_Y E11 1 IO_L35N_Y D21 1 IO_L53P_Y C14 1 1 IO_VREF_L35P_Y B21 1 IO_L54N_Y C10 1 IO_L36N_Y D20 1 IO_L54P_Y B14 1 IO_L36P_Y A21 1 IO_L55N_YY A13 1 IO_L37N_YY C20 1 IO_VREF_L55P_YY E10 1 IO_VREF_L37P_YY D19 1 IO_L56N_YY C13 1 IO_L38N_YY B20 1 IO_L56P_YY C9 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 87 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Bank Pin Description Pin # Bank Pin Description Pin # 1 IO_L57N_Y D9 2IO Y3 2 1 IO_VREF_L57P_Y A12 2 IO AA3 1 IO_L58N_Y E9 2 IO_DOUT_BUSY_L70P_YY F5 1 IO_L58P_Y C12 2 IO_DIN_D0_L70N_YY D2 1 IO_L59N_YY B12 2 IO_L71P_Y E4 1 IO_VREF_L59P_YY D8 2 IO_L71N_Y E2 1 IO_L60N_YY A11 2 IO_L72P_Y D3 1 IO_L60P_YY E8 2 IO_L72N_Y F2 1 IO_L61N_Y C7 2 IO_VREF_L73P_Y E1 1 IO_L61P_Y A10 2 IO_L73N_Y F4 1 IO_L62N_Y C6 2 IO_L74P G2 1 IO_L62P_Y B10 2 IO_L74N E3 1 IO_L63N_YY A9 2 IO_L75P_Y F1 1 IO_VREF_L63P_YY B9 2 IO_L75N_Y G5 1 IO_L64N_YY A8 2 IO_VREF_L76P_Y G1 1 IO_L64P_YY E7 2 IO_L76N_Y F3 1 IO_L65N_Y B8 2 IO_L77P_YY G4 1 IO_L65P_Y C5 2 IO_L77N_YY H1 1 IO_L66N_Y A7 2 IO_L78P_Y J2 1 IO_VREF_L66P_Y A6 2 IO_L78N_Y G3 1 IO_L67N_Y B7 2 IO_L79P_Y H5 1 IO_L67P_Y D6 2 IO_L79N_Y K2 1 IO_L68N_Y A5 2 IO_VREF_L80P_YY H4 1 IO_L68P_Y C4 2 IO_L80N_YY K1 1 IO_WRITE_L69N_YY B6 2 IO_L81P_YY L2 1 IO_CS_L69P_YY E6 2 IO_L81N_YY L3 2 2 IO_VREF_L82P_Y L1 2IO H2 2 IO_L82N_Y J5 2IO H3 2 IO_L83P_Y J4 2IO J1 2 IO_L83N_Y M3 2IO K5 2 IO_VREF_L84P_YY J3 2IO M2 2 IO_L84N_YY M1 2IO N1 2 IO_L85P_YY N2 2IO R5 2 IO_L85N_YY K4 2IO U1 2 IO_L86P_Y N3 2IO U4 2 IO_L86N_Y K3 2IO W3 2 IO_VREF_L87P_YY L5 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 88 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Bank Pin Description Pin # Bank Pin Description Pin # 2 IO_D1_L87N_YY P2 2 IO_D2_L88P_YY P3 3 IO AB4 2 IO_L88N_YY L4 3IO AC2 2 IO_L89P_Y P1 3IO AD1 2 IO_L89N_Y R2 3 IO AE3 2 IO_L90P_Y M5 3IO AF4 2 IO_L90N_Y R3 3IO AH5 2 IO_L91P_Y M4 3IO AJ2 2 IO_L91N_Y R1 3IO AL1 2 IO_L92P N4 3IO AM3 2 IO_L92N T2 3 IO AP3 2 IO_L93P_Y P5 3IO AR5 2 IO_L93N_Y T3 3IO AU4 2 IO_VREF_L94P_Y P4 3 IO AB2 2 IO_L94N_Y T1 3 IO_L106P_Y AB3 1 2 IO_L95P_YY U2 3 IO_VREF_L106N_Y AC4 2 IO_L95N_YY R4 3 IO_L107P_YY AB1 2 IO_L96P_Y U3 3 IO_L107N_YY AC5 2 IO_L96N_Y T5 3 IO_L108P_YY AD4 2 IO_L97P_Y T4 3 IO_VREF_L108N_YY AC3 2 IO_L97N_Y V2 3 IO_L109P_Y AC1 2 IO_VREF_L98P_YY U5 3 IO_L109N_Y AD5 2 IO_D3_L98N_YY V3 3 IO_L110P_Y AE4 2 IO_L99P_YY V1 3 IO_L110N_Y AD3 2 IO_L99N_YY V5 3 IO_L111P_YY AE5 2 IO_L100P_Y W2 3 IO_L111N_YY AD2 2 IO_L100N_Y V4 3 IO_D4_L112P_YY AE1 2 IO_L101P_Y W5 3 IO_VREF_L112N_YY AF5 2 IO_L101N_Y W1 3 IO_L113P_Y AE2 2 IO_VREF_L102P_YY Y2 3 IO_L113N_Y AG4 2 IO_L102N_YY W4 3 IO_L114P_Y AG5 2 IO_L103P_YY Y1 3 IO_L114N_Y AF1 2 IO_L103N_YY Y5 3 IO_L115P_YY AH4 1 2 IO_VREF_L104P_Y AA1 3 IO_L115N_YY AF2 2 IO_L104N_Y Y4 3 IO_L116P_Y AF3 2 IO_L105P_YY AA4 3 IO_VREF_L116N_Y AJ4 2 IO_L105N_YY AA2 3 IO_L117P_Y AG1 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 89 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Bank Pin Description Pin # Bank Pin Description Pin # 3 IO_L117N_Y AJ5 3 IO_L136P AR2 3 IO_L118P AG2 3 IO_L136N AT1 3 IO_L118N AK4 3 IO_L137P_Y AV4 3 IO_L119P_Y AG3 3 IO_VREF_L137N_Y AT2 3 IO_L119N_Y AL4 3 IO_L138P_Y AU1 3 IO_L120P_Y AH1 3 IO_L138N_Y AU5 3 IO_L120N_Y AL5 3 IO_L139P_Y AU2 3 IO_L121P_Y AH2 3 IO_L139N_Y AW3 3 IO_L121N_Y AM4 3 IO_D7_L140P_YY AV1 3 IO_L122P_YY AH3 3 IO_INIT_L140N_YY AW5 3 IO_D5_L122N_YY AM5 3 IO_D6_L123P_YY AJ1 4GCK0 BA22 3 IO_VREF_L123N_YY AN3 4IO AV17 3 IO_L124P_Y AN4 4IO AY11 3 IO_L124N_Y AJ3 4IO AY12 3 IO_L125P_YY AN5 4IO AY13 3 IO_L125N_YY AK1 4IO AY14 3 IO_L126P_YY AK2 4 IO BA8 3 IO_VREF_L126N_YY AP4 4IO BA17 3 IO_L127P_Y AK3 4IO BA19 3 IO_L127N_Y AP5 4IO BA20 3 IO_L128P_Y AR3 4IO BA21 2 3 IO_VREF_L128N_Y AL2 4 IO BB9 3 IO_L129P_YY AR4 4IO BB18 3 IO_L129N_YY AL3 4 IO_L141P_YY AV6 3 IO_L130P_YY AM1 4 IO_L141N_YY BA4 3 IO_VREF_L130N_YY AT3 4 IO_L142P_Y AY4 3 IO_L131P_Y AM2 4 IO_L142N_Y BA5 3 IO_L131N_Y AT4 4 IO_L143P_Y AW6 3 IO_L132P_Y AT5 4 IO_L143N_Y BB5 3 IO_L132N_Y AN1 4 IO_VREF_L144P_Y BA6 3 IO_L133P_YY AU3 4 IO_L144N_Y AY5 3 IO_L133N_YY AN2 4 IO_L145P_Y BB6 3 IO_L134P_Y AP1 4 IO_L145N_Y AY6 3 IO_VREF_L134N_Y AP2 4 IO_L146P_YY BA7 3 IO_L135P_Y AR1 4 IO_L146N_YY AV7 3 IO_L135N_Y AV3 4 IO_VREF_L147P_YY BB7 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 90 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Bank Pin Description Pin # Bank Pin Description Pin # 4 IO_L147N_YY AW7 4 IO_L166P_Y AY17 4 IO_L148P_Y AY7 4 IO_L166N_Y AW15 4 IO_L148N_Y BB8 4 IO_L167P_Y BB17 4 IO_L149P_Y BA9 4 IO_L167N_Y AU16 4 IO_L149N_Y AV8 4 IO_L168P_YY AV16 4 IO_L150P_YY AW8 4 IO_L168N_YY AY18 4 IO_L150N_YY BA10 4 IO_VREF_L169P_YY AW16 4 IO_VREF_L151P_YY BB10 4 IO_L169N_YY BA18 4 IO_L151N_YY AY8 4 IO_L170P_Y BB19 4 IO_L152P_Y AV9 4 IO_L170N_Y AW17 4 IO_L152N_Y BA11 4 IO_L171P_Y AY19 2 4 IO_VREF_L153P_Y BB11 4 IO_L171N_Y AV18 4 IO_L153N_Y AW9 4 IO_L172P_YY AW18 4 IO_L154P_YY AY9 4 IO_L172N_YY BB20 4 IO_L154N_YY BA12 4 IO_VREF_L173P_YY AY20 4 IO_VREF_L155P_YY BB12 4 IO_L173N_YY AV19 4 IO_L155N_YY AV10 4 IO_L174P_Y BB21 4 IO_L156P_Y BA13 4 IO_L174N_Y AW19 1 4 IO_L156N_Y AW10 4 IO_VREF_L175P_Y AY21 4 IO_L157P_Y BB13 4 IO_L175N_Y AV20 4 IO_L157N_Y AY10 4 IO_LVDS_DLL_L176P AW20 4 IO_VREF_L158P_YY AV11 4 IO_L158N_YY BA14 5GCK1 AY22 4 IO_L159P_YY AW11 5IO AV24 4 IO_L159N_YY BB14 5IO AV34 4 IO_L160P_Y AV12 5IO AW27 4 IO_L160N_Y BA15 5IO AW36 4 IO_L161P_Y AW12 5IO AY23 4 IO_L161N_Y AY15 5IO AY31 4 IO_L162P_Y AW13 5IO AY33 4 IO_L162N_Y BB15 5IO BA26 4 IO_L163P_Y AV14 5IO BA29 4 IO_L163N_Y BA16 5IO BA33 4 IO_L164P_YY AW14 5IO BB25 4 IO_L164N_YY AY16 5 IO_LVDS_DLL_L176N AW21 4 IO_VREF_L165P_YY BB16 5 IO_L177P_Y BB22 1 4 IO_L165N_YY AV15 5 IO_VREF_L177N_Y AW22 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 91 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Bank Pin Description Pin # Bank Pin Description Pin # 5 IO_L178P_Y BB23 5 IO_L196N_Y AY30 5 IO_L178N_Y AW23 5 IO_L197P_YY BA30 5 IO_L179P_YY AV23 5 IO_VREF_L197N_YY AW33 5 IO_VREF_L179N_YY BA23 5 IO_L198P_YY BB31 5 IO_L180P_YY AW24 5 IO_L198N_YY AV33 5 IO_L180N_YY BB24 5 IO_L199P_Y AY34 2 5 IO_L181P_Y AY24 5 IO_VREF_L199N_Y BA31 5 IO_L181N_Y AW25 5 IO_L200P_Y AW34 5 IO_L182P_Y BA24 5 IO_L200N_Y BB32 5 IO_L182N_Y AV25 5 IO_L201P_YY BA32 5 IO_L183P_YY AW26 5 IO_VREF_L201N_YY AY35 5 IO_VREF_L183N_YY AY25 5 IO_L202P_YY BB33 5 IO_L184P_YY AV26 5 IO_L202N_YY AW35 5 IO_L184N_YY BA25 5 IO_L203P_Y AV35 5 IO_L185P_Y BB26 5 IO_L203N_Y BB34 5 IO_L185N_Y AV27 5 IO_L204P_Y AY36 5 IO_L186P_Y AY26 5 IO_L204N_Y BA34 5 IO_L186N_Y AU27 5 IO_L205P_YY BB35 5 IO_L187P_YY AW28 5 IO_VREF_L205N_YY AV36 5 IO_VREF_L187N_YY BB27 5 IO_L206P_YY BA35 5 IO_L188P_YY AY27 5 IO_L206N_YY AY37 5 IO_L188N_YY AV28 5 IO_L207P_Y BB36 5 IO_L189P_Y BA27 5 IO_L207N_Y BA36 5 IO_L189N_Y AW29 5 IO_L208P_Y AW37 5 IO_L190P_Y BB28 5 IO_VREF_L208N_Y BB37 5 IO_L190N_Y AV29 5 IO_L209P_Y BA37 5 IO_L191P_Y AY28 5 IO_L209N_Y AY38 5 IO_L191N_Y AW30 5 IO_L210P_Y BB38 5 IO_L192P_Y BA28 5 IO_L210N_Y AY39 5 IO_L192N_Y AW31 5 IO_L193P_YY BB29 6IO AA40 5 IO_L193N_YY AV31 6IO AB41 5 IO_L194P_YY AY29 6IO AC42 5 IO_VREF_L194N_YY AY32 6IO AD39 5 IO_L195P_Y AW32 6IO AE40 5 IO_L195N_Y BB30 6IO AF38 5 IO_L196P_Y AV32 6IO AF40 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 92 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Bank Pin Description Pin # Bank Pin Description Pin # 6 IO AJ40 6 IO_L226P_YY AN39 6 IO AL41 6 IO_L227N_Y AK42 6IO AN38 6 IO_L227P_Y AN40 6IO AN42 6 IO_VREF_L228N_YY AM38 6 IO AP41 6 IO_L228P_YY AJ41 6IO AR39 6 IO_L229N_YY AJ42 6 IO_L211N_YY AV41 6 IO_L229P_YY AM39 6 IO_L211P_YY AV42 6 IO_L230N_Y AH40 6 IO_L212N_Y AW40 6 IO_L230P_Y AH41 6 IO_L212P_Y AU41 6 IO_L231N_Y AL38 6 IO_L213N_Y AV39 6 IO_L231P_Y AH42 6 IO_L213P_Y AU42 6 IO_L232N_Y AL39 6 IO_VREF_L214N_Y AT41 6 IO_L232P_Y AG41 6 IO_L214P_Y AU38 6 IO_L233N AK39 6 IO_L215N AT42 6 IO_L233P AG40 6 IO_L215P AV40 6 IO_L234N_Y AJ38 6 IO_L216N_Y AR41 6 IO_L234P_Y AG42 6 IO_L216P_Y AU39 6 IO_VREF_L235N_Y AF42 6 IO_VREF_L217N_Y AR42 6 IO_L235P_Y AJ39 6 IO_L217P_Y AU40 6 IO_L236N_YY AF41 6 IO_L218N_YY AT38 6 IO_L236P_YY AH38 6 IO_L218P_YY AP42 6 IO_L237N_Y AE42 6 IO_L219N_Y AN41 6 IO_L237P_Y AH39 6 IO_L219P_Y AT39 6 IO_L238N_Y AG38 6 IO_L220N_Y AT40 6 IO_L238P_Y AE41 6 IO_L220P_Y AM40 6 IO_VREF_L239N_YY AG39 6 IO_VREF_L221N_YY AR38 6 IO_L239P_YY AD42 6 IO_L221P_YY AM41 6 IO_L240N_YY AD40 6 IO_L222N_YY AM42 6 IO_L240P_YY AF39 6 IO_L222P_YY AR40 6 IO_L241N_Y AD41 2 6 IO_VREF_L223N_Y AL40 6 IO_L241P_Y AE38 6 IO_L223P_Y AP38 6 IO_L242N_Y AE39 6 IO_L224N_Y AP39 6 IO_L242P_Y AC40 6 IO_L224P_Y AL42 6 IO_VREF_L243N_YY AD38 6 IO_VREF_L225N_YY AP40 6 IO_L243P_YY AC41 6 IO_L225P_YY AK40 6 IO_L244N_YY AB42 6 IO_L226N_YY AK41 6 IO_L244P_YY AC38 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 93 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Bank Pin Description Pin # Bank Pin Description Pin # 1 6 IO_VREF_L245N_Y AB40 7 IO_L256P_YY T38 6 IO_L245P_Y AC39 7 IO_L257N_Y R39 7 IO_VREF_L257P_Y T42 7IO F38 7 IO_L258N_Y R42 7IO H40 7 IO_L258P_Y R38 7IO H41 7 IO_L259N R40 7IO J42 7 IO_L259P P39 7IO K39 7 IO_L260N_Y R41 7IO L42 7 IO_L260P_Y P38 7IO N40 7 IO_L261N_Y P42 7IO T40 7 IO_L261P_Y N39 7IO U40 7 IO_L262N_Y P40 7IO V38 7 IO_L262P_Y M39 7IO W42 7 IO_L263N_YY P41 7IO Y42 7 IO_L263P_YY M38 7 IO AA42 7 IO_L264N_YY N42 7 IO_L246N_YY AA41 7 IO_VREF_L264P_YY L39 7 IO_L246P_YY AB39 7 IO_L265N_Y L38 7 IO_L247N_Y Y41 7 IO_L265P_Y N41 1 7 IO_VREF_L247P_Y AA39 7 IO_L266N_YY K40 7 IO_L248N_YY Y40 7 IO_L266P_YY M42 7 IO_L248P_YY Y39 7 IO_L267N_YY M40 7 IO_L249N_YY Y38 7 IO_VREF_L267P_YY K38 7 IO_VREF_L249P_YY W41 7 IO_L268N_Y M41 7 IO_L250N_Y W40 7 IO_L268P_Y J40 7 IO_L250P_Y W39 7 IO_L269N_Y J39 7 IO_L251N_Y W38 7 IO_VREF_L269P_Y L40 7 IO_L251P_Y V41 7 IO_L270N_YY J38 7 IO_L252N_YY V39 7 IO_L270P_YY L41 7 IO_L252P_YY V40 7 IO_L271N_YY K42 7 IO_L253N_YY V42 7 IO_VREF_L271P_YY H39 7 IO_VREF_L253P_YY U39 7 IO_L272N_Y K41 7 IO_L254N_Y U41 7 IO_L272P_Y H38 7 IO_L254P_Y U38 7 IO_L273N_Y J41 7 IO_L255N_Y U42 7 IO_L273P_Y G40 7 IO_L255P_Y T39 7 IO_L274N_YY H42 7 IO_L256N_YY T41 7 IO_L274P_YY G39 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 94 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Bank Pin Description Pin # Bank Pin Description Pin # 7 IO_L275N_Y G38 NA VCCINT K37 7 IO_VREF_L275P_Y G42 NA VCCINT T6 7 IO_L276N_Y G41 NA VCCINT T37 7 IO_L276P_Y F40 NA VCCINT U6 7 IO_L277N F42 NA VCCINT U37 7 IO_L277P F41 NA VCCINT V6 7 IO_L278N_Y F39 NA VCCINT V37 7 IO_VREF_L278P_Y E42 NA VCCINT AE6 7 IO_L279N_Y E40 NA VCCINT AE37 7 IO_L279P_Y E41 NA VCCINT AF6 7 IO_L280N_Y E39 NA VCCINT AF37 7 IO_L280P_Y D41 NA VCCINT AG6 NA VCCINT AG37 2 CCLK B4 NA VCCINT AN6 3DONE AW2 NA VCCINT AN37 NA DXN BA38 NA VCCINT AP6 NA DXP AW38 NA VCCINT AP37 NA M0 AW41 NA VCCINT AU9 NA M1 AV37 NA VCCINT AU10 NA M2 BA39 NA VCCINT AU17 NA PROGRAM AV2 NA VCCINT AU18 NA TCK B38 NA VCCINT AU25 NA TDI B5 NA VCCINT AU26 2TDO D5 NA VCCINT AU33 NA TMS B39 NA VCCINT AU34 NA VCCINT F9 NA VCCO_0 F23 NA VCCINT F10 NA VCCO_0 F24 NA VCCINT F17 NA VCCO_0 F28 NA VCCINT F18 NA VCCO_0 F29 NA VCCINT F25 NA VCCO_0 F31 NA VCCINT F26 NA VCCO_0 F32 NA VCCINT F33 NA VCCO_0 F35 NA VCCINT F34 NA VCCO_0 F36 NA VCCINT J6 NA VCCO_1 F11 NA VCCINT J37 NA VCCO_1 F12 NA VCCINT K6 NA VCCO_1 F14 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 95 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Bank Pin Description Pin # Bank Pin Description Pin # NA VCCO_1 F15 NA VCCO_6 AC37 NA VCCO_1 F19 NA VCCO_6 AD37 NA VCCO_1 F20 NA VCCO_6 AH37 NA VCCO_1 F7 NA VCCO_6 AJ37 NA VCCO_1 F8 NA VCCO_6 AL37 NA VCCO_2 G6 NA VCCO_6 AM37 NA VCCO_2 H6 NA VCCO_6 AR37 NA VCCO_2 L6 NA VCCO_6 AT37 NA VCCO_2 M6 NA VCCO_7 G37 NA VCCO_2 P6 NA VCCO_7 H37 NA VCCO_2 R6 NA VCCO_7 L37 NA VCCO_2 W6 NA VCCO_7 M37 NA VCCO_2 Y6 NA VCCO_7 P37 NA VCCO_3 AC6 NA VCCO_7 R37 NA VCCO_3 AD6 NA VCCO_7 W37 NA VCCO_3 AH6 NA VCCO_7 Y37 NA VCCO_3 AJ6 NA VCCO_3 AL6 NA GND N6 NA VCCO_3 AM6 NA GND N5 NA VCCO_3 AR6 NA GND N38 NA VCCO_3 AT6 NA GND N37 NA VCCO_4 AU11 NA GND F6 NA VCCO_4 AU12 NA GND F37 NA VCCO_4 AU14 NA GND F30 NA VCCO_4 AU15 NA GND F22 NA VCCO_4 AU19 NA GND F21 NA VCCO_4 AU20 NA GND F13 NA VCCO_4 AU7 NA GND E5 NA VCCO_4 AU8 NA GND E38 NA VCCO_5 AU23 NA GND E30 NA VCCO_5 AU24 NA GND E22 NA VCCO_5 AU28 NA GND E21 NA VCCO_5 AU29 NA GND E13 NA VCCO_5 AU31 NA GND D42 NA VCCO_5 AU32 NA GND D4 NA VCCO_5 AU35 NA GND D39 NA VCCO_5 AU36 NA GND D1 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 96 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Table 24: FG860 — XCV1000E, XCV1600E, XCV2000E Bank Pin Description Pin # Bank Pin Description Pin # NA GND C42 NA GND AV22 NA GND C41 NA GND AV21 NA GND C40 NA GND AV13 NA GND C3 NA GND AU6 NA GND C2 NA GND AU37 NA GND C1 NA GND AU30 NA GND BB41 NA GND AU22 NA GND BB40 NA GND AU21 NA GND BB4 NA GND AU13 NA GND BB39 NA GND AK6 NA GND BB3 NA GND AK5 NA GND BB2 NA GND AK38 NA GND BA42 NA GND AK37 NA GND BA41 NA GND AB6 NA GND BA40 NA GND AB5 NA GND BA3 NA GND AB38 NA GND BA2 NA GND AB37 NA GND BA1 NA GND AA6 NA GND B42 NA GND AA5 NA GND B41 NA GND AA38 NA GND B40 NA GND AA37 NA GND B3 NA GND A41 NA GND B2 NA GND A40 NA GND B1 NA GND A4 NA GND AY42 NA GND A39 NA GND AY41 NA GND A3 NA GND AY40 NA GND A2 NA GND AY3 Notes: 1. V or I/O option only in the XCV1600E, 2000E; otherwise, REF NA GND AY2 I/O option only. 2. V or I/O option only in the XCV2000E; otherwise, I/O REF NA GND AY1 option only. NA GND AW42 NA GND AW4 NA GND AW39 NA GND AW1 NA GND AV5 NA GND AV38 NA GND AV30 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 97 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 25: FG860 Differential Pin Pair Summary FG860 Differential Pin Pairs XCV1000E, XCV1600E, XCV2000E Virtex-E devices have differential pin pairs that can also pro- P N Other vide other functions when not used as a differential pair. A √ in the AO column indicates that the pin pair can be used as Pair Bank Pin Pin AO Functions an asynchronous output for all devices provided in this 18 0 C28 D32 2 - package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if 19 0 B28 E31 1 - the pin pair are in the same CLB row and column in the 20 0 A28 D31 1 - device. Numbers in this column refer to footnotes that indi- cate which devices have pin pairs than can be asynchro- 21 0 C27 D30 5 - nous outputs. The Other Functions column indicates 22 0 B27 E29 √ - alternative function(s) not available when the pair is used as a differential pair or differential clock. 23 0 A27 D29 √ VREF 24 0 D28 C26 5 - Table 25: FG860 Differential Pin Pair Summary XCV1000E, XCV1600E, XCV2000E 25 0 F27 B26 5 - P N Other 26 0 C25 E27 √ - Pair Bank Pin Pin AO Functions 27 0 B25 D27 √ VREF Global Differential Clock 28 0 D26 A25 1 - 3 0 C22 A22 NA IO_DLL_L34N 29 0 E25 A24 1 - 2 1 B22 D22 NA IO_DLL_L34P 30 0 B24 D25 √ - 1 5 AY22 AW21 NA IO_DLL_L176N 31 0 A23 E24 √ VREF 0 4 BA22 AW20 NA IO_DLL_L176P 32 0 E23 C23 2 - IO LVDS 33 0 D23 B23 2 VREF Total Pairs: 281, Asynchronous Output Pairs: 111 34 1 D22 A22 NA IO_LVDS_DLL 00 D38 A38 2 - 35 1 B21 D21 2 VREF 10 E37 B37 1 - 36 1 A21 D20 2 - 2 0 C39 A37 1 VREF 37 1 D19 C20 √ VREF 30 C38 B36 1 - 38 1 E19 B20 √ - 40 B35 A36 √ - 39 1 A19 D18 1 - 50 D37 A35 √ VREF 40 1 C19 E18 1 - 60 A34 C37 5 - 41 1 E17 B19 √ VREF 70 B33 E36 5 - 42 1 D16 A18 √ - 80 C32 A33 √ - 43 1 B18 E16 5 - 90 B32 C36 √ VREF 44 1 A17 F16 5 - 10 0 D35 A32 1 - 45 1 E15 C17 √ VREF 11 0 C35 C31 1 VREF 46 1 D14 B17 √ - 12 0 A31 E34 √ - 47 1 E14 A16 5 - 13 0 C30 D34 √ VREF 48 1 D13 C16 1 - 14 0 E33 B30 2 - 49 1 D12 B16 1 - 15 0 D33 A30 2 - 50 1 E12 A15 2 - 16 0 B29 C33 √ VREF 51 1 C11 C15 √ - 17 0 A29 E32 √ - Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 98 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 25: FG860 Differential Pin Pair Summary Table 25: FG860 Differential Pin Pair Summary XCV1000E, XCV1600E, XCV2000E XCV1000E, XCV1600E, XCV2000E P N Other P N Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 52 1 D11 B15 √ VREF 86 2 N3 K3 2 - 53 1 C14 E11 2 - 87 2 L5 P2 √ D1 54 1 B14 C10 2 - 88 2 P3 L4 √ D2 55 1 E10 A13 √ VREF 89 2 P1 R2 3 - 56 1 C9 C13 √ - 90 2 M5 R3 1 - 57 1 A12 D9 1 VREF 91 2 M4 R1 2 - 58 1 C12 E9 1 - 92 2 N4 T2 4 - 59 1 D8 B12 √ VREF 93 2 P5 T3 2 - 60 1 E8 A11 √ - 94 2 P4 T1 1 VREF 61 1 A10 C7 5 - 95 2 U2 R4 √ - 62 1 B10 C6 5 - 96 2 U3 T5 2 - 63 1 B9 A9 √ VREF 97 2 T4 V2 1 - 64 1 E7 A8 √ - 98 2 U5 V3 √ D3 65 1 C5 B8 5 - 99 2 V1 V5 √ - 66 1 A6 A7 1 VREF 100 2 W2 V4 5 - 67 1 D6 B7 1 - 101 2 W5 W1 2 - 68 1 C4 A5 2 - 102 2 Y2 W4 √ VREF 69 1 E6 B6 √ CS 103 2 Y1 Y5 √ - 70 2 F5 D2 √ DIN, D0 104 2 AA1 Y4 2 VREF 71 2 E4 E2 3 - 105 2 AA4 AA2 √ - 72 2 D3 F2 1 - 106 3 AB3 AC4 2 VREF 73 2 E1 F4 2 VREF 107 3 AB1 AC5 √ - 74 2 G2 E3 4 - 108 3 AD4 AC3 √ VREF 75 2 F1 G5 2 - 109 3 AC1 AD5 2 - 76 2 G1 F3 1 VREF 110 3 AE4 AD3 5 - 77 2 G4 H1 √ - 111 3 AE5 AD2 √ - 78 2 J2 G3 2 - 112 3 AE1 AF5 √ VREF 79 2 H5 K2 1 - 113 3 AE2 AG4 1 - 80 2 H4 K1 √ VREF 114 3 AG5 AF1 2 - 81 2 L2 L3 √ - 115 3 AH4 AF2 √ - 82 2 L1 J5 5 VREF 116 3 AF3 AJ4 1 VREF 83 2 J4 M3 2 - 117 3 AG1 AJ5 2 - 84 2 J3 M1 √ VREF 118 3 AG2 AK4 4 - 85 2 N2 K4 √ - 119 3 AG3 AL4 2 - DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 99 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 25: FG860 Differential Pin Pair Summary Table 25: FG860 Differential Pin Pair Summary XCV1000E, XCV1600E, XCV2000E XCV1000E, XCV1600E, XCV2000E P N Other P N Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 120 3 AH1 AL5 1 - 154 4 AY9 BA12 √ - 121 3 AH2 AM4 3 - 155 4 BB12 AV10 √ VREF 122 3 AH3 AM5 √ D5 156 4 BA13 AW10 2 - 123 3 AJ1 AN3 √ VREF 157 4 BB13 AY10 2 - 124 3 AN4 AJ3 2 - 158 4 AV11 BA14 √ VREF 125 3 AN5 AK1 √ - 159 4 AW11 BB14 √ - 126 3 AK2 AP4 √ VREF 160 4 AV12 BA15 2 - 127 3 AK3 AP5 2 - 161 4 AW12 AY15 1 - 128 3 AR3 AL2 5 VREF 162 4 AW13 BB15 1 - 129 3 AR4 AL3 √ - 163 4 AV14 BA16 5 - 130 3 AM1 AT3 √ VREF 164 4 AW14 AY16 √ - 131 3 AM2 AT4 1 - 165 4 BB16 AV15 √ VREF 132 3 AT5 AN1 2 - 166 4 AY17 AW15 5 - 133 3 AU3 AN2 √ - 167 4 BB17 AU16 5 - 134 3 AP1 AP2 1 VREF 168 4 AV16 AY18 √ - 135 3 AR1 AV3 2 - 169 4 AW16 BA18 √ VREF 136 3 AR2 AT1 4 - 170 4 BB19 AW17 1 - 137 3 AV4 AT2 2 VREF 171 4 AY19 AV18 1 - 138 3 AU1 AU5 1 - 172 4 AW18 BB20 √ - 139 3 AU2 AW3 3 - 173 4 AY20 AV19 √ VREF 140 3 AV1 AW5 √ INIT 174 4 BB21 AW19 2 - 141 4 AV6 BA4 √ - 175 4 AY21 AV20 2 VREF 142 4 AY4 BA5 2 - 176 5 AW20 AW21 NA IO_LVDS_DLL 143 4 AW6 BB5 1 - 177 5 BB22 AW22 2 VREF 144 4 BA6 AY5 1 VREF 178 5 BB23 AW23 2 - 145 4 BB6 AY6 5 - 179 5 AV23 BA23 √ VREF 146 4 BA7 AV7 √ - 180 5 AW24 BB24 √ - 147 4 BB7 AW7 √ VREF 181 5 AY24 AW25 1 - 148 4 AY7 BB8 5 - 182 5 BA24 AV25 1 - 149 4 BA9 AV8 5 - 183 5 AW26 AY25 √ VREF 150 4 AW8 BA10 √ - 184 5 AV26 BA25 √ - 151 4 BB10 AY8 √ VREF 185 5 BB26 AV27 5 - 152 4 AV9 BA11 1 - 186 5 AY26 AU27 5 - 153 4 BB11 AW9 1 VREF 187 5 AW28 BB27 √ VREF Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 100 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 25: FG860 Differential Pin Pair Summary Table 25: FG860 Differential Pin Pair Summary XCV1000E, XCV1600E, XCV2000E XCV1000E, XCV1600E, XCV2000E P N Other P N Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 188 5 AY27 AV28 √ - 222 6 AR40 AM42 √ - 189 5 BA27 AW29 5 - 223 6 AP38 AL40 5 VREF 190 5 BB28 AV29 1 - 224 6 AL42 AP39 2 - 191 5 AY28 AW30 1 - 225 6 AK40 AP40 √ VREF 192 5 BA28 AW31 2 - 226 6 AN39 AK41 √ - 193 5 BB29 AV31 √ - 227 6 AN40 AK42 2 - 194 5 AY29 AY32 √ VREF 228 6 AJ41 AM38 √ VREF 195 5 AW32 BB30 2 - 229 6 AM39 AJ42 √ - 196 5 AV32 AY30 2 - 230 6 AH41 AH40 3 - 197 5 BA30 AW33 √ VREF 231 6 AH42 AL38 1 - 198 5 BB31 AV33 √ - 232 6 AG41 AL39 2 - 199 5 AY34 BA31 1 VREF 233 6 AG40 AK39 4 - 200 5 AW34 BB32 1 - 234 6 AG42 AJ38 2 - 201 5 BA32 AY35 √ VREF 235 6 AJ39 AF42 1 VREF 202 5 BB33 AW35 √ - 236 6 AH38 AF41 √ - 203 5 AV35 BB34 5 - 237 6 AH39 AE42 2 - 204 5 AY36 BA34 5 - 238 6 AE41 AG38 1 - 205 5 BB35 AV36 √ VREF 239 6 AD42 AG39 √ VREF 206 5 BA35 AY37 √ - 240 6 AF39 AD40 √ - 207 5 BB36 BA36 5 - 241 6 AE38 AD41 5 - 208 5 AW37 BB37 1 VREF 242 6 AC40 AE39 2 - 209 5 BA37 AY38 1 - 243 6 AC41 AD38 √ VREF 210 5 BB38 AY39 2 - 244 6 AC38 AB42 √ - 211 6 AV42 AV41 √ - 245 6 AC39 AB40 2 VREF 212 6 AU41 AW40 3 - 246 7 AB39 AA41 √ - 213 6 AU42 AV39 1 - 247 7 AA39 Y41 2 VREF 214 6 AU38 AT41 2 VREF 248 7 Y39 Y40 √ - 215 6 AV40 AT42 4 - 249 7 W41 Y38 √ VREF 216 6 AU39 AR41 2 - 250 7 W39 W40 2 - 217 6 AU40 AR42 1 VREF 251 7 V41 W38 5 - 218 6 AP42 AT38 √ - 252 7 V40 V39 √ - 219 6 AT39 AN41 2 - 253 7 U39 V42 √ VREF 220 6 AM40 AT40 1 - 254 7 U38 U41 1 - 221 6 AM41 AR38 √ VREF 255 7 T39 U42 2 - DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 101 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 25: FG860 Differential Pin Pair Summary FG900 Fine-Pitch Ball Grid Array Package XCV1000E, XCV1600E, XCV2000E XCV600E, XCV1000E, and XCV1600E devices in the P N Other FG900 fine-pitch Ball Grid Array package have footprint compatibility. Pins labeled I0_VREF can be used as either Pair Bank Pin Pin AO Functions in all parts unless device-dependent as indicated in the foot- 256 7 T38 T41 √ - notes. If the pin is not used as V , it can be used as gen- REF eral I/O. Immediately following Table 26, see Table 27 for 257 7 T42 R39 1 VREF Differential Pair information. 258 7 R38 R42 2 - Table 26: FG900 — XCV600E, XCV1000E, XCV1600E 259 7 P39 R40 4 - Bank Pin Description Pin # 260 7 P38 R41 2 - 0GCK3 C15 261 7 N39 P42 1 - 4 0IOA7 262 7 M39 P40 3 - 4 0IO A13 263 7 M38 P41 √ - 4 0IO C5 264 7 L39 N42 √ VREF 4 0IO C6 265 7 N41 L38 2 - 4 0IO C14 266 7 M42 K40 √ - 5 0IO D8 267 7 K38 M40 √ VREF 0IO D10 268 7 J40 M41 2 - 4 0IO D13 269 7 L40 J39 5 VREF 0IO E6 270 7 L41 J38 √ - 5 0IOE9 271 7 H39 K42 √ VREF 5 0IO E14 272 7 H38 K41 1 - 4 0IO F9 273 7 G40 J41 2 - 5 0IO F14 274 7 G39 H42 √ - 0IO G15 275 7 G42 G38 1 VREF 5 0IO K11 276 7 F40 G41 2 - 0IO K12 277 7 F41 F42 4 - 4 0IO L13 278 7 E42 F39 2 VREF 4 0 IO_L0N_YY C4 279 7 E41 E40 1 - 3 0 IO_L0P_YY F7 280 7 D41 E39 3 - 0 IO_L1N_Y D5 Notes: 0IO_L1P_Y G8 1. AO in the XCV1000E, 2000E. 1 0 IO_VREF_L2N_Y A3 2. AO in the XCV1000E, 1600E. 3. AO in the XCV2000E. 0IO_L2P_Y H9 4. AO in the XCV1600E. 4 5. AO in the XCV1000E. 0 IO_L3N_Y B4 4 0IO_L3P_Y J10 0 IO_L4N_YY A4 0 IO_L4P_YY D6 0 IO_VREF_L5N_YY E7 0 IO_L5P_YY B5 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 102 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Bank Pin Description Pin # Bank Pin Description Pin # 0IO_L6N_Y A5 0 IO_L24P_Y A11 0 IO_L6P_Y F8 0 IO_L25N_Y G13 0IO_L7N_Y D7 0 IO_L25P_Y B12 0 IO_L7P_Y N11 0 IO_L26N_YY A12 0 IO_L8N_YY G9 0 IO_L26P_YY K13 0 IO_L8P_YY E8 0 IO_VREF_L27N_YY F13 0 IO_VREF_L9N_YY A6 0 IO_L27P_YY B13 0 IO_L9P_YY J11 0 IO_L28N_Y G14 0 IO_L10N_Y C7 0 IO_L28P_Y E13 0 IO_L10P_Y B7 0 IO_L29N_Y D14 0 IO_L11N_Y C8 0 IO_L29P_Y B14 0 IO_L11P_Y H10 0 IO_L30N_YY A14 0 IO_L12N_YY G10 0 IO_L30P_YY J14 0 IO_L12P_YY F10 0 IO_VREF_L31N_YY K14 0 IO_VREF_L13N_YY A8 0 IO_L31P_YY J15 4 0 IO_L13P_YY H11 0 IO_L32N B15 4 3 0 IO_L14N D9 0 IO_L32P H15 3 2,3 0 IO_L14P C9 0 IO_VREF_L33N_YY F15 4 0 IO_L15N_YY B9 0 IO_L33P_YY D15 0 IO_L15P_YY J12 0 IO_LVDS_DLL_L34N A15 4 0 IO_L16N E10 0 IO_VREF_L16P A9 1GCK2 E15 4 0 IO_L17N G11 1IO A25 4 0 IO_L17P B10 1IO B17 4 4 0 IO_L18N_YY H12 1IO B18 4 4 0 IO_L18P_YY C10 1IO C23 4 0 IO_L19N_Y H13 1IO D16 5 0 IO_L19P_Y F11 1IO D17 4 0 IO_L20N_Y E11 1IO D23 4 0 IO_L20P_Y D11 1IO E19 4 5 0 IO_L21N_Y B11 1IO E24 4 4 0 IO_L21P_Y G12 1IO F22 5 0 IO_L22N_YY F12 1IO G17 4 0 IO_L22P_YY C11 1IO G20 1 4 0 IO_VREF_L23N_YY A10 1IO J16 4 0 IO_L23P_YY D12 1IO J17 5 0 IO_L24N_Y E12 1IO J19 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 103 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Bank Pin Description Pin # Bank Pin Description Pin # 5 1IO J20 1 IO_L52N_YY C21 4 1IO L18 1 IO_VREF_L52P_YY A22 1 IO_LVDS_DLL_L34P E16 1 IO_L53N_YY H19 1 IO_L35N_YY B16 1 IO_L53P_YY B22 2 1 IO_VREF_L35P_YY F16 1 IO_L54N_YY E21 1 IO_L36N_YY A16 1 IO_L54P_YY D22 1 IO_L36P_YY H16 1 IO_L55N_YY F21 1 IO_L37N_YY C16 1 IO_VREF_L55P_YY C22 1 IO_VREF_L37P_YY K15 1 IO_L56N_YY H20 1 IO_L38N_YY K16 1 IO_L56P_YY E22 1 IO_L38P_YY G16 1 IO_L57N_Y G21 1 IO_L39N_Y A17 1 IO_L57P_Y A23 1 IO_L39P_Y E17 1 IO_L58N_Y A24 1 IO_L40N_Y F17 1 IO_L58P_Y K19 1 IO_L40P_Y C17 1 IO_L59N_YY C24 1 IO_L41N_YY E18 1 IO_VREF_L59P_YY B24 1 IO_VREF_L41P_YY A18 1 IO_L60N_YY H21 1 IO_L42N_YY D18 1 IO_L60P_YY G22 1 IO_L42P_YY A19 1 IO_L61N_Y E23 1 IO_L43N_Y B19 1 IO_L61P_Y C25 1 IO_L43P_Y G18 1 IO_L62N_Y D24 1 IO_L44N_Y D19 1 IO_L62P_Y A26 1 IO_L44P_Y H18 1 IO_L63N_YY B26 1 IO_L45N_YY F18 1 IO_VREF_L63P_YY K20 1 1 IO_VREF_L45P_YY F19 1 IO_L64N_YY D25 1 IO_L46N_YY B20 1 IO_L64P_YY J21 4 1 IO_L46P_YY K17 1 IO_L65N_Y C26 4 4 1 IO_L47N_Y D20 1 IO_L65P_Y F23 4 1 IO_L47P_Y A20 1 IO_L66N_Y B27 1 1 IO_L48N_Y G19 1 IO_VREF_L66P_Y G23 1 IO_L48P_Y C20 1 IO_L67N_Y A27 1 IO_L49N_Y K18 1 IO_L67P_Y F24 3 1 IO_L49P_Y E20 1 IO_L68N_YY B28 4 4 1 IO_L50N_YY B21 1 IO_L68P_YY A28 4 1 IO_L50P_YY D21 1 IO_WRITE_L69N_YY K21 1 IO_L51N_YY F20 1 IO_CS_L69P_YY C27 1 IO_L51P_YY A21 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 104 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Bank Pin Description Pin # Bank Pin Description Pin # 5 2IO D29 2 IO_L80N_YY L22 4 2IO G26 2 IO_L81P_YY H27 4 2IO H24 2 IO_L81N_YY G29 4 2IO H25 2 IO_L82P G30 5 2IO H28 2 IO_L82N M21 4 2IO J25 2 IO_L83P_YY J24 5 2IO J27 2 IO_L83N_YY J26 4 2IO K30 2 IO_VREF_L84P_YY H30 4 2IO M24 2 IO_L84N_YY L23 4 4 2IO M25 2 IO_L85P_YY K26 3 2IO N20 2 IO_L85N_YY J28 4 2IO N23 2 IO_L86P_YY J29 5 2IO P26 2 IO_L86N_YY K24 5 4 2IO P27 2 IO_L87P_YY K27 4 2IO P30 2 IO_VREF_L87N_YY J30 2IO R30 2 IO_D1_L88P M22 2 IO_DOUT_BUSY_L70P_YY J22 2 IO_D2_L88N K29 3 2 IO_DIN_D0_L70N_YY E27 2 IO_L89P_YY K28 4 4 2 IO_L71P C29 2 IO_L89N_YY L25 3 2 IO_L71N D28 2 IO_L90P N21 2 IO_L72P_Y G25 2 IO_L90N K25 2 IO_L72N_Y E25 2 IO_L91P_YY L24 1 2 IO_VREF_L73P_YY E28 2 IO_L91N_YY L27 4 2 IO_L73N_YY C30 2 IO_L92P_Y L29 4 4 2 IO_L74P_Y K22 2 IO_L92N_Y M23 3 2 IO_L74N_Y F27 2 IO_L93P_YY L26 2 IO_L75P_YY D30 2 IO_L93N_YY L28 1 2 IO_L75N_YY J23 2 IO_VREF_L94P L30 2 IO_VREF_L76P_Y L21 2 IO_L94N M27 2 IO_L76N_Y F28 2 IO_L95P_YY M26 2 IO_L77P_YY G28 2 IO_L95N_YY M29 2 IO_L77N_YY E30 2 IO_L96P_YY N29 2 IO_L78P_YY G27 2 IO_L96N_YY M30 2 IO_L78N_YY E29 2 IO_L97P N25 2 IO_L79P K23 2 IO_L97N N27 2 IO_L79N H26 2 IO_VREF_L98P_YY N30 2 IO_VREF_L80P_YY F30 2 IO_D3_L98N_YY P21 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 105 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Bank Pin Description Pin # Bank Pin Description Pin # 2 IO_L99P_YY N26 3 IO_L108N_YY T28 2 IO_L99N_YY P28 3 IO_L109P_YY T21 2 IO_L100P P29 3 IO_VREF_L109N_YY T25 2 IO_L100N N24 3 IO_L110P_YY U28 2 IO_L101P_YY P22 3 IO_L110N_YY U30 2 IO_L101N_YY R26 3 IO_L111P T23 2 IO_VREF_L102P_YY P25 3 IO_L111N U27 2 IO_L102N_YY R29 3 IO_L112P_YY U25 4 2 IO_L103P_YY R21 3 IO_L112N_YY V27 3 2 IO_L103N_YY R28 3 IO_D4_L113P_YY U24 2 2 IO_VREF_L104P_YY R25 3 IO_VREF_L113N_YY V29 2 IO_L104N_YY T30 3 IO_L114P W30 4 2 IO_L105P_YY P24 3 IO_L114N U22 3 2 IO_L105N_YY R27 3 IO_L115P_YY U21 2 IO_L106P R24 3 IO_L115N_YY W29 3 IO_L116P_YY V26 4 3IO T22 3 IO_L116N_YY W27 4 3IO T24 3 IO_L117P W26 4 1 3IO T26 3 IO_VREF_L117N Y29 4 3IO T29 3 IO_L118P_YY W25 5 3IO U26 3 IO_L118N_YY Y30 4 4 3IO V23 3 IO_L119P_Y V24 4 4 3IO V25 3 IO_L119N_Y Y28 5 3IO V30 3 IO_L120P_YY AA30 4 3IO Y21 3 IO_L120N_YY W24 4 3 IO AA26 3 IO_L121P AA29 4 3 IO AA23 3 IO_L121N V20 4 4 3 IO AB27 3 IO_L122P Y27 4 4 3 IO AB29 3 IO_L122N W23 5 3IO AC28 3 IO_L123P_YY Y26 4 3IO AD26 3 IO_D5_L123N_YY AB30 5 3IO AD29 3 IO_D6_L124P_YY V21 5 3 IO AE27 3 IO_VREF_L124N_YY AA28 3 IO_L106N U29 3 IO_L125P_YY Y25 3 IO_L107P_YY R22 3 IO_L125N_YY AA27 2 3 IO_VREF_L107N_YY T27 3 IO_L126P_YY W22 3 IO_L108P_YY R23 3 IO_L126N_YY Y23 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 106 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Bank Pin Description Pin # Bank Pin Description Pin # 4 3 IO_L127P_YY Y24 4IO AE15 4 3 IO_VREF_L127N_YY AB28 4IO AE18 3 IO_L128P_YY AC304IO AE21 5 3 IO_L128N_YY AA25 4IO AE24 5 3 IO_L129P W21 4IO AF17 5 3 IO_L129N AA24 4IO AF18 4 3 IO_L130P_YY AB26 4IO AJ18 3 IO_L130N_YY AD304IO AK18 5 3 IO_L131P_YY Y22 4IO AK25 4 3 IO_VREF_L131N_YY AC274IO AK27 4 3 IO_L132P AD284IO AH23 5 3 IO_L132N AB25 4IO AH24 3 IO_L133P_YY AC26 4 IO_L142P_YY AF27 3 IO_L133N_YY AE30 4 IO_L142N_YY AK28 4 3 IO_L134P_YY AD27 4 IO_L143P_YY AG26 3 3 IO_L134N_YY AF30 4 IO_L143N_YY AH27 3 IO_L135P AF29 4 IO_L144P AD23 3 IO_VREF_L135N AB24 4 IO_L144N AJ27 1 3 IO_L136P_YY AB23 4 IO_VREF_L145P AB21 3 IO_L136N_YY AE28 4 IO_L145N AF25 3 4 3 IO_L137P_Y AG30 4 IO_L146P AC22 4 4 3 IO_L137N_Y AC25 4 IO_L146N AH26 3 IO_L138P_YY AE26 4 IO_L147P_YY AA21 1 3 IO_VREF_L138N_YY AG29 4 IO_L147N_YY AG25 3 IO_L139P AH30 4 IO_VREF_L148P_YY AJ26 3 IO_L139N AC24 4 IO_L148N_YY AD22 3 3 IO_L140P AF28 4 IO_L149P AA20 4 3 IO_L140N AD25 4 IO_L149N AH25 3 IO_D7_L141P_YY AH29 4 IO_L150P AC21 3 IO_INIT_L141N_YY AA22 4 IO_L150N AF24 4 IO_L151P_YY AG24 4GCK0 AJ16 4 IO_L151N_YY AK26 4 4 IO AB19 4 IO_VREF_L152P_YY AJ24 4 4IO AC16 4 IO_L152N_YY AF23 4IO AC19 4 IO_L153P AE23 4 4IO AD18 4 IO_L153N AB20 4 4IO AD21 4 IO_L154P AC20 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 107 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Bank Pin Description Pin # Bank Pin Description Pin # 4 IO_L154N AG23 4 IO_L173P_YY AE16 4 IO_L155P_YY AF22 4 IO_L173N_YY AE17 4 IO_L155N_YY AE22 4 IO_VREF_L174P_YY AG17 4 IO_VREF_L156P_YY AJ22 4 IO_L174N_YY AJ17 4 4 IO_L156N_YY AG22 4 IO_L175P AD15 4 3 4 IO_L157P AK24 4 IO_L175N AH17 3 2 4 IO_L157N AD20 4 IO_VREF_L176P_YY AG16 4 IO_L158P_YY AA19 4 IO_L176N_YY AK17 4 IO_L158N_YY AF21 4 IO_LVDS_DLL_L177P AF16 4 4 IO_L159P AH22 4 IO_VREF_L159N AA18 5GCK1 AK16 4 4 IO_L160P AG215IO AA11 4 4 IO_L160N AK23 5IO AA14 4 4 4 IO_L161P_YY AH21 5IO AD14 4 5 4 IO_L161N_YY AD19 5 IO AE7 5 4 IO_L162P AE20 5 IO AE8 4 4 IO_L162N AJ21 5IO AE10 4 4 IO_L163P AG205IO AF6 4 4 IO_L163N AF20 5IO AF10 4 4 4 IO_L164P AC18 5IO AG9 4 4 4 IO_L164N AF19 5IO AG12 5 4 IO_L165P_YY AJ20 5IO AG14 4 4 IO_L165N_YY AE19 5IO AH8 1 5 4 IO_VREF_L166P_YY AK22 5 IO AK6 5 4 IO_L166N_YY AH205IO AK14 4 4 IO_L167P AG195IO AJ13 4 4 IO_L167N AB17 5IO AJ15 4 IO_L168P AJ19 5 IO_LVDS_DLL_L177N AH16 4 4 IO_L168N AD17 5 IO_L178P_YY AC15 2,3 4 IO_L169P_YY AA16 5 IO_VREF_L178N_YY AG15 4 IO_L169N_YY AA17 5 IO_L179P_YY AB15 4 IO_VREF_L170P_YY AK21 5 IO_L179N_YY AF15 4 IO_L170N_YY AB16 5 IO_L180P_YY AA15 4 IO_L171P AG18 5 IO_VREF_L180N_YY AF14 4 IO_L171N AK20 5 IO_L181P_YY AH15 4 IO_L172P AK19 5 IO_L181N_YY AK15 4 IO_L172N AD16 5 IO_L182P AB14 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 108 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Bank Pin Description Pin # Bank Pin Description Pin # 5 IO_L182N AF13 5 IO_L201P AC11 5 IO_L183P AH14 5 IO_L201N AG8 5 IO_L183N AJ14 5 IO_L202P_YY AK8 5 IO_L184P_YY AE14 5 IO_VREF_L202N_YY AF7 5 IO_VREF_L184N_YY AG13 5 IO_L203P_YY AG7 5 IO_L185P_YY AK13 5 IO_L203N_YY AK7 5 IO_L185N_YY AD13 5 IO_L204P AJ7 5 IO_L186P AE13 5 IO_L204N AD10 5 IO_L186N AF12 5 IO_L205P AH6 5 IO_L187P AC13 5 IO_L205N AC10 5 IO_L187N AA13 5 IO_L206P_YY AD9 5 IO_L188P_YY AA12 5 IO_VREF_L206N_YY AG6 1 5 IO_VREF_L188N_YY AJ12 5 IO_L207P_YY AB10 5 IO_L189P_YY AB12 5 IO_L207N_YY AJ5 4 5 IO_L189N_YY AE11 5 IO_L208P AD8 4 4 5 IO_L190P AK12 5 IO_L208N AK5 4 5 IO_L190N Y13 5 IO_L209P AC9 1 5 IO_L191P AG11 5 IO_VREF_L209N AJ4 5 IO_L191N AF11 5 IO_L210P AG5 5 IO_L192P AH11 5 IO_L210N AK4 3 5 IO_L192N AJ11 5 IO_L211P_YY AH5 4 4 5 IO_L193P_YY AE12 5 IO_L211N_YY AG3 4 5 IO_L193N_YY AG10 4 5 IO_L194P_YY AD126IO T2 4 5 IO_L194N_YY AK11 6IO T10 5 IO_L195P_YY AJ10 6IO U1 5 5 IO_VREF_L195N_YY AC126IO U4 4 5 IO_L196P_YY AK10 6IO U6 4 5 IO_L196N_YY AD116IO U7 4 5 IO_L197P_YY AJ9 6IOV1 5 5 IO_L197N_YY AE9 6IOV5 5 IO_L198P_YY AH106IO V8 4 5 IO_VREF_L198N_YY AF9 6IO Y10 4 5 IO_L199P_YY AH9 6 IO AA4 5 5 IO_L199N_YY AK9 6 IO AB5 4 5 IO_L200P AF8 6 IO AB7 5 5 IO_L200N AB11 6IO AC3 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 109 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Bank Pin Description Pin # Bank Pin Description Pin # 4 4 6IO AC5 6 IO_L229N_YY Y7 4 6IO AD1 6 IO_VREF_L229P_YY AC1 5 6IO AE5 6 IO_L230N V11 6 IO_L212N_YY AF3 6 IO_L230P AA3 3 6 IO_L212P_YY AC6 6 IO_L231N_YY AA2 4 4 6 IO_L213N AH2 6 IO_L231P_YY U10 3 6 IO_L213P AG2 6 IO_L232N W7 6 IO_L214N AB9 6 IO_L232P AA6 6 IO_L214P AE4 6 IO_L233N_YY Y6 1 6 IO_VREF_L215N_YY AE3 6 IO_L233P_YY Y4 4 6 IO_L215P_YY AH1 6 IO_L234N_Y AA1 4 4 6 IO_L216N_Y AB8 6 IO_L234P_Y V7 3 6 IO_L216P_Y AD6 6 IO_L235N_YY Y3 6 IO_L217N_YY AG1 6 IO_L235P_YY Y2 1 6 IO_L217P_YY AA10 6 IO_VREF_L236N Y5 6 IO_VREF_L218N AA9 6 IO_L236P W5 6 IO_L218P AD4 6 IO_L237N_YY W4 6 IO_L219N_YY AD5 6 IO_L237P_YY W6 6 IO_L219P_YY AD2 6 IO_L238N_YY V6 6 IO_L220N_YY AD3 6 IO_L238P_YY W2 6 IO_L220P_YY AF2 6 IO_L239N U9 6 IO_L221N AA8 6 IO_L239P V4 6 IO_L221P AA7 6 IO_VREF_L240N_YY AB2 6 IO_VREF_L222N_YY AF1 6 IO_L240P_YY T8 6 IO_L222P_YY Y9 6 IO_L241N_YY U5 6 IO_L223N_YY AB6 6 IO_L241P_YY W1 6 IO_L223P_YY AC4 6 IO_L242N Y1 6 IO_L224N AE1 6 IO_L242P T9 6 IO_L224P W8 6 IO_L243N_YY T7 6 IO_L225N_YY Y8 6 IO_L243P_YY U3 6 IO_L225P_YY AB4 6 IO_VREF_L244N_YY T5 6 IO_VREF_L226N_YY AB3 6 IO_L244P_YY V2 4 6 IO_L226P_YY W9 6 IO_L245N_YY R9 4 3 6 IO_L227N_YY AA5 6 IO_L245P_YY T6 3 2 6 IO_L227P_YY W10 6 IO_VREF_L246N_YY T4 6 IO_L228N_YY AB1 6 IO_L246P_YY U2 6 IO_L228P_YY V10 6 IO_L247N T1 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 110 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Bank Pin Description Pin # Bank Pin Description Pin # 7 IO_L256P N6 7IO E3 7 IO_L257N_YY N5 4 7IO F1 7 IO_L257P_YY N1 5 7IO G1 7 IO_L258N_YY M4 5 7IO G4 7 IO_L258P_YY M5 5 7IO H3 7 IO_L259N M2 4 1 7IO J1 7 IO_VREF_L259P M1 4 7IO J3 7 IO_L260N_YY L4 4 7IO J4 7 IO_L260P_YY L2 4 4 7IO J6 7 IO_L261N_Y M7 4 4 7IO L10 7 IO_L261P_Y L5 7 IO_L262N_YY L1 4 7IO N2 7 IO_L262P_YY M8 4 7IO N8 7 IO_L263N K2 4 7IO N10 7 IO_L263P M9 5 4 7IOP3 7 IO_L264N L3 4 4 7IOP9 7 IO_L264P M10 5 7IO R1 7 IO_L265N_YY K5 4 7IO T3 7 IO_L265P_YY K1 7 IO_L247P R10 7 IO_L266N_YY L6 3 7 IO_L248N_YY R5 7 IO_VREF_L266P_YY K3 4 7 IO_L248P_YY R6 7 IO_L267N_YY L7 7 IO_L249N_YY R8 7 IO_L267P_YY K4 2 7 IO_VREF_L249P_YY R4 7 IO_L268N_YY L8 7 IO_L250N_YY R7 7 IO_L268P_YY J5 7 IO_L250P_YY R3 7 IO_L269N_YY K6 7 IO_L251N_YY P10 7 IO_VREF_L269P_YY H4 7 IO_VREF_L251P_YY P6 7 IO_L270N_YY H1 7 IO_L252N_YY P5 7 IO_L270P_YY K7 7 IO_L252P_YY P2 7 IO_L271N J7 7 IO_L253N P7 7 IO_L271P J2 7 IO_L253P P4 7 IO_L272N_YY H5 7 IO_L254N_YY N4 7 IO_L272P_YY G2 7 IO_L254P_YY R2 7 IO_L273N_YY L9 7 IO_L255N_YY N7 7 IO_VREF_L273P_YY G5 7 IO_VREF_L255P_YY P1 7 IO_L274N F3 7 IO_L256N M6 7 IO_L274P K8 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 111 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Bank Pin Description Pin # Bank Pin Description Pin # 7 IO_L275N_YY G3 NA VCCINT M20 7 IO_L275P_YY E1 NA VCCINT N13 7 IO_L276N_YY H6 NA VCCINT N14 7 IO_L276P_YY E2 NA VCCINT N15 7 IO_L277N E4 NA VCCINT N16 7 IO_VREF_L277P K9 NA VCCINT N17 7 IO_L278N_YY J8 NA VCCINT N18 7 IO_L278P_YY F4 NA VCCINT P13 3 7 IO_L279N_Y D1 NA VCCINT P18 4 7 IO_L279P_Y H7 NA VCCINT R13 7 IO_L280N_YY G6 NA VCCINT R18 1 7 IO_VREF_L280P_YY C2 NA VCCINT T13 7 IO_L281N D2 NA VCCINT T18 7 IO_L281P F5 NA VCCINT U13 4 7 IO_L282N_YY D3 NA VCCINT U18 3 7 IO_L282P_YY K10 NA VCCINT V13 NA VCCINT V14 2CCLK F26 NA VCCINT V15 3DONE AJ28 NA VCCINT V16 NA DXN AJ3 NA VCCINT V17 NA DXP AH4 NA VCCINT V18 NA M0 AF4 NA VCCINT W11 NA M1 AC7 NA VCCINT W12 NA M2 AK3 NA VCCINT W19 NA PROGRAM AG28 NA VCCINT W20 NA TCK B3 NA VCCINT Y11 NA TDI H22 NA VCCINT Y12 2 TDO D26 NA VCCINT Y19 NA TMS C1 NA VCCINT Y20 NA VCCINT L11 NA VCCO_0 B6 NA VCCINT L12 NA VCCO_0 M15 NA VCCINT L19 NA VCCO_0 M14 NA VCCINT L20 NA VCCO_0 L15 NA VCCINT M11 NA VCCO_0 L14 NA VCCINT M12 NA VCCO_0 H14 NA VCCINT M19 NA VCCO_0 M13 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 112 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Bank Pin Description Pin # Bank Pin Description Pin # NA VCCO_0 C12 NA VCCO_5 Y14 NA VCCO_1 B25 NA VCCO_5 W14 NA VCCO_1 C19 NA VCCO_5 W13 NA VCCO_1 M18 NA VCCO_5 AH12 NA VCCO_1 M17 NA VCCO_6 AE2 NA VCCO_1 L17 NA VCCO_6 V12 NA VCCO_1 H17 NA VCCO_6 U12 NA VCCO_1 L16 NA VCCO_6 T12 NA VCCO_1 M16 NA VCCO_6 U11 NA VCCO_2 F29 NA VCCO_6 T11 NA VCCO_2 M28 NA VCCO_6 U8 NA VCCO_2 P23 NA VCCO_6 W3 NA VCCO_2 R20 NA VCCO_7 F2 NA VCCO_2 P20 NA VCCO_7 R12 NA VCCO_2 R19 NA VCCO_7 P12 NA VCCO_2 N19 NA VCCO_7 N12 NA VCCO_2 P19 NA VCCO_7 R11 NA VCCO_3 AE29 NA VCCO_7 P11 NA VCCO_3 W28 NA VCCO_7 P8 NA VCCO_3 U23 NA VCCO_7 M3 NA VCCO_3 U20 NA VCCO_3 T20 NA GND Y18 NA VCCO_3 V19 NA GND AH7 NA VCCO_3 T19 NA GND AK30 NA VCCO_3 U19 NA GND AJ30 NA VCCO_4 AJ25 NA GND B30 NA VCCO_4 AH19 NA GND A30 NA VCCO_4 W18 NA GND AK29 NA VCCO_4 AC17 NA GND AJ29 NA VCCO_4 Y17 NA GND AC29 NA VCCO_4 W17 NA GND H29 NA VCCO_4 W16 NA GND B29 NA VCCO_4 Y16 NA GND A29 NA VCCO_5 AJ6 NA GND AH28 NA VCCO_5 Y15 NA GND V28 NA VCCO_5 W15 NA GND N28 NA VCCO_5 AC14 NA GND C28 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 113 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Table 26: FG900 — XCV600E, XCV1000E, XCV1600E Bank Pin Description Pin # Bank Pin Description Pin # NA GND AG27 NA GND J13 NA GND D27 NA GND C13 NA GND AF26 NA GND V9 NA GND E26 NA GND N9 NA GND F25 NA GND J9 NA GND AE25 NA GND AJ8 NA GND G24 NA GND AC8 NA GND AJ23 NA GND H8 NA GND AD24 NA GND AD7 NA GND H23 NA GND B8 NA GND B23 NA GND AE6 NA GND AC23 NA GND G7 NA GND AB22 NA GND F6 NA GND V22 NA GND AF5 NA GND N22 NA GND E5 NA GND AH18 NA GND AG4 NA GND AB18 NA GND D4 NA GND J18 NA GND V3 NA GND C18 NA GND N3 NA GND U17 NA GND C3 NA GND T17 NA GND AK2 NA GND R17 NA GND AH3 NA GND P17 NA GND AC2 NA GND U16 NA GND H2 NA GND T16 NA GND B2 NA GND R16 NA GND A2 NA GND P16 NA GND AK1 NA GND U15 NA GND AJ2 NA GND T15 NA GND AJ1 NA GND R15 NA GND A1 NA GND P15 NA GND B1 NA GND U14 Notes: 1. V or I/O option only in the XCV1000E and XCV1600E; REF NA GND T14 otherwise, I/O option only. 2. V or I/O option only in the XCV1600E; otherwise, I/O REF NA GND R14 option only. 3. I/O option only in the XCV600E. NA GND P14 4. No Connect in the XCV600E. NA GND AH13 5. No Connect in the XCV600E, 1000E. NA GND AB13 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 114 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 27: FG900 Differential Pin Pair Summary FG900 Differential Pin Pairs XCV600E, XCV1000E, XCV1600E Virtex-E devices have differential pin pairs that can also pro- P N Other vide other functions when not used as a differential pair. A √ in the AO column indicates that the pin pair can be used as Pair Bank Pin Pin AO Functions an asynchronous output for all devices provided in this 18 0 C10 H12 4 - package. Pairs with a note number in the AO column are device dependent. They can have asynchronous outputs if 19 0 F11 H13 2 - the pin pair are in the same CLB row and column in the 20 0 D11 E11 2 - device. Numbers in this column refer to footnotes that indi- cate which devices have pin pairs than can be asynchro- 21 0 G12 B11 2 - nous outputs. The Other Functions column indicates 22 0 C11 F12 √ - alternative function(s) not available when the pair is used as a differential pair or differential clock. 23 0 D12 A10 √ VREF 24 0 A11 E12 1 - Table 27: FG900 Differential Pin Pair Summary XCV600E, XCV1000E, XCV1600E 25 0 B12 G13 1 - P N Other 26 0 K13 A12 √ - Pair Bank Pin Pin AO Functions 27 0 B13 F13 √ VREF GCLK LVDS 28 0 E13 G14 2 - 3 0 C15 A15 NA IO_DLL_ 34N 29 0 B14 D14 2 - 2 1 E15 E16 NA IO_DLL_ 34P 30 0 J14 A14 √ - 1 5 AK16 AH16 NA IO_DLL_ 177N 31 0 J15 K14 √ VREF 0 4 AJ16 AF16 NA IO_DLL_ 177P 32 0 H15 B15 NA - IO LVDS 33 0 D15 F15 √ VREF Total Pairs: 283, Asynchronous Output Pairs: 168 34 1 E16 A15 NA IO_ LVDS_DLL 00 F7 C4 4 - 35 1 F16 B16 4 VREF 10 G8 D5 2 - 36 1 H16 A16 4 - 2 0 H9 A3 2 VREF 37 1 K15 C16 √ VREF 30 J10 B4 2 - 38 1 G16 K16 √ - 40 D6 A4 √ - 39 1 E17 A17 2 - 5 0 B5 E7 √ VREF 40 1 C17 F17 2 - 60 F8 A5 1 - 41 1 A18 E18 √ VREF 70 N11 D7 1 - 42 1 A19 D18 √ - 80 E8 G9 √ - 43 1 G18 B19 1 - 90 J11 A6 √ VREF 44 1 H18 D19 1 - 10 0 B7 C7 2 - 45 1 F19 F18 √ VREF 11 0 H10 C8 2 - 46 1 K17 B20 √ - 12 0 F10 G10 √ - 47 1 A20 D20 2 - 13 0 H11 A8 √ VREF 48 1 C20 G19 2 - 14 0 C9 D9 NA - 49 1 E20 K18 2 - 15 0 J12 B9 4 - 50 1 D21 B21 4 - 16 0 A9 E10 NA VREF 51 1 A21 F20 √ - 17 0 B10 G11 NA - DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 115 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 27: FG900 Differential Pin Pair Summary Table 27: FG900 Differential Pin Pair Summary XCV600E, XCV1000E, XCV1600E XCV600E, XCV1000E, XCV1600E P N Other P N Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 52 1 A22 C21 √ VREF 86 2 J29 K24 4 - 53 1 B22 H19 4 - 87 2 K27 J30 4 VREF 54 1 D22 E21 4 - 88 2 M22 K29 NA D2 55 1 C22 F21 √ VREF 89 2 K28 L25 4 - 56 1 E22 H20 √ - 90 2 N21 K25 1 - 57 1 A23 G21 2 - 91 2 L24 L27 4 - 58 1 K19 A24 2 - 92 2 L29 M23 3 - 59 1 B24 C24 √ VREF 93 2 L26 L28 4 - 60 1 G22 H21 √ - 94 2 L30 M27 1 VREF 61 1 C25 E23 1 - 95 2 M26 M29 √ - 62 1 A26 D24 1 - 96 2 N29 M30 4 - 63 1 K20 B26 √ VREF 97 2 N25 N27 1 - 64 1 J21 D25 √ - 98 2 N30 P21 √ D3 65 1 F23 C26 2 - 99 2 N26 P28 √ - 66 1 G23 B27 2 VREF 100 2 P29 N24 2 - 67 1 F24 A27 2 - 101 2 P22 R26 √ - 68 1 A28 B28 4 - 102 2 P25 R29 4 VREF 69 1 C27 K21 √ CS 103 2 R21 R28 4 - 70 2 J22 E27 √ DIN, D0 104 2 R25 T30 4 VREF 71 2 C29 D28 NA - 105 2 P24 R27 4 - 72 2 G25 E25 1 - 106 3 R24 U29 NA 73 2 E28 C30 4 VREF 107 3 R22 T27 4 VREF 74 2 K22 F27 3 - 108 3 R23 T28 4 - 75 2 D30 J23 4 - 109 3 T21 T25 4 VREF 76 2 L21 F28 1 VREF 110 3 U28 U30 4 - 77 2 G28 E30 √ - 111 3 T23 U27 2 - 78 2 G27 E29 4 - 112 3 U25 V27 √ - 79 2 K23 H26 1 - 113 3 U24 V29 √ VREF 80 2 F30 L22 √ VREF 114 3 W30 U22 1 - 81 2 H27 G29 √ - 115 3 U21 W29 4 - 82 2 G30 M21 2 - 116 3 V26 W27 √ - 83 2 J24 J26 4 - 117 3 W26 Y29 1 VREF 84 2 H30 L23 4 VREF 118 3 W25 Y30 4 - 85 2 K26 J28 4 - 119 3 V24 Y28 3 - Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 116 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 27: FG900 Differential Pin Pair Summary Table 27: FG900 Differential Pin Pair Summary XCV600E, XCV1000E, XCV1600E XCV600E, XCV1000E, XCV1600E P N Other P N Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 120 3 AA30 W24 4 - 154 4 AC20 AG23 2 - 121 3 AA29 V20 1 - 155 4 AF22 AE22 √ - 122 3 Y27 W23 NA - 156 4 AJ22 AG22 √ VREF 123 3 Y26 AB30 √ D5 157 4 AK24 AD20 NA - 124 3 V21 AA28 √ VREF 158 4 AA19 AF21 4 - 125 3 Y25 AA27 4 - 159 4 AH22 AA18 NA VREF 126 3 W22 Y23 4 - 160 4 AG21 AK23 NA - 127 3 Y24 AB28 4 VREF 161 4 AH21 AD19 4 - 128 3 AC30 AA25 √ - 162 4 AE20 AJ21 2 - 129 3 W21 AA24 2 - 163 4 AG20 AF20 2 - 130 3 AB26 AD30 √ - 164 4 AC18 AF19 2 - 131 3 Y22 AC27 √ VREF 165 4 AJ20 AE19 √ - 132 3 AD28 AB25 2 - 166 4 AK22 AH20 √ VREF 133 3 AC26 AE30 4 - 167 4 AG19 AB17 1 - 134 3 AD27 AF30 √ - 168 4 AJ19 AD17 1 - 135 3 AF29 AB24 1 VREF 169 4 AA16 AA17 √ - 136 3 AB23 AE28 4 - 170 4 AK21 AB16 √ VREF 137 3 AG30 AC25 3 - 171 4 AG18 AK20 2 - 138 3 AE26 AG29 4 VREF 172 4 AK19 AD16 2 - 139 3 AH30 AC24 1 - 173 4 AE16 AE17 √ - 140 3 AF28 AD25 NA - 174 4 AG17 AJ17 √ VREF 141 3 AH29 AA22 √ INIT 175 4 AD15 AH17 NA - 142 4 AF27 AK28 √ - 176 4 AG16 AK17 4 VREF 143 4 AG26 AH27 4 - 177 5 AF16 AH16 NA IO_ LVDS_DLL 144 4 AD23 AJ27 2 - 178 5 AC15 AG15 4 VREF 145 4 AB21 AF25 2 VREF 179 5 AB15 AF15 √ - 146 4 AC22 AH26 2 - 180 5 AA15 AF14 √ VREF 147 4 AA21 AG25 √ - 181 5 AH15 AK15 √ - 148 4 AJ26 AD22 √ VREF 182 5 AB14 AF13 2 - 149 4 AA20 AH25 1 - 183 5 AH14 AJ14 2 - 150 4 AC21 AF24 1 - 184 5 AE14 AG13 √ VREF 151 4 AG24 AK26 √ - 185 5 AK13 AD13 √ - 152 4 AJ24 AF23 √ VREF 186 5 AE13 AF12 1 - 153 4 AE23 AB20 2 - 187 5 AC13 AA13 1 - DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 117 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 27: FG900 Differential Pin Pair Summary Table 27: FG900 Differential Pin Pair Summary XCV600E, XCV1000E, XCV1600E XCV600E, XCV1000E, XCV1600E P N Other P N Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 188 5 AA12 AJ12 √ VREF 222 6 Y9 AF1 √ VREF 189 5 AB12 AE11 √ - 223 6 AC4 AB6 √ - 190 5 AK12 Y13 2 - 224 6 W8 AE1 2 - 191 5 AG11 AF11 2 - 225 6 AB4 Y8 4 - 192 5 AH11 AJ11 2 - 226 6 W9 AB3 4 VREF 193 5 AE12 AG10 4 - 227 6 W10 AA5 4 - 194 5 AD12 AK11 √ - 228 6 V10 AB1 4 - 195 5 AJ10 AC12 √ VREF 229 6 AC1 Y7 4 VREF 196 5 AK10 AD11 4 - 230 6 AA3 V11 NA - 197 5 AJ9 AE9 4 - 231 6 U10 AA2 4 - 198 5 AH10 AF9 √ VREF 232 6 AA6 W7 1 - 199 5 AH9 AK9 √ - 233 6 Y4 Y6 4 - 200 5 AF8 AB11 2 - 234 6 V7 AA1 3 - 201 5 AC11 AG8 2 - 235 6 Y2 Y3 4 - 202 5 AK8 AF7 √ VREF 236 6 W5 Y5 1 VREF 203 5 AG7 AK7 √ - 237 6 W6 W4 √ - 204 5 AJ7 AD10 1 - 238 6 W2 V6 4 - 205 5 AH6 AC10 1 - 239 6 V4 U9 1 - 206 5 AD9 AG6 √ VREF 240 6 T8 AB2 √ VREF 207 5 AB10 AJ5 √ - 241 6 W1 U5 √ - 208 5 AD8 AK5 2 - 242 6 T9 Y1 2 - 209 5 AC9 AJ4 2 VREF 243 6 U3 T7 4 - 210 5 AG5 AK4 2 - 244 6 V2 T5 4 VREF 211 5 AH5 AG3 4 - 245 6 T6 R9 4 - 212 6 AC6 AF3 √ - 246 6 U2 T4 4 VREF 213 6 AG2 AH2 NA - 247 7 R10 T1 NA 214 6 AE4 AB9 1 - 248 7 R6 R5 4 - 215 6 AH1 AE3 4 VREF 249 7 R4 R8 4 VREF 216 6 AD6 AB8 3 - 250 7 R3 R7 4 - 217 6 AA10 AG1 4 - 251 7 P6 P10 4 VREF 218 6 AD4 AA9 1 VREF 252 7 P2 P5 4 - 219 6 AD2 AD5 √ - 253 7 P4 P7 2 - 220 6 AF2 AD3 4 - 254 7 R2 N4 √ - 221 6 AA7 AA8 1 - 255 7 P1 N7 √ VREF Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 118 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 27: FG900 Differential Pin Pair Summary FG1156 Fine-Pitch Ball Grid Array Package XCV600E, XCV1000E, XCV1600E XCV1000E, XCV1600E, XCV2000E, XCV2600E, and P N Other XCV3200E devices in the FG1156 fine-pitch Ball Grid Array package have footprint compatibility. Pins labeled IO_VREF Pair Bank Pin Pin AO Functions can be used as either V or general I/O, unless indicated REF 256 7 N6 M6 1 - in the footnotes. If the pin is not used as V , it can be used REF as general I/O. Immediately following Table 28, see 257 7 N1 N5 4 - Table 29 for Differential Pair information. 258 7 M5 M4 √ - Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, 259 7 M1 M2 1 VREF XCV2600E, XCV3200E 260 7 L2 L4 4 - Bank Pin Description Pin # 261 7 L5 M7 3 - 0GCK3 E17 262 7 M8 L1 4 - 0IO B4 263 7 M9 K2 1 - 0IO B9 264 7 M10 L3 NA - 0IO B10 265 7 K1 K5 √ - 3 0IO D9 266 7 K3 L6 √ VREF 0IO D16 267 7 K4 L7 4 - 3 0IO E7 268 7 J5 L8 4 - 3 0IO E11 269 7 H4 K6 4 VREF 3 0IO E13 270 7 K7 H1 4 - 3 0IO E16 271 7 J2 J7 2 - 3 0IO F17 272 7 G2 H5 √ - 3 0IO J12 273 7 G5 L9 √ VREF 3 0IO J13 274 7 K8 F3 1 - 3 0IO J14 275 7 E1 G3 4 - 3 0IO K11 276 7 E2 H6 √ - 0IO_L0N_Y F7 277 7 K9 E4 1 VREF 0IO_L0P_Y H9 278 7 F4 J8 4 - 0IO_L1N_Y C5 279 7 H7 D1 3 - 0IO_L1P_Y J10 280 7 C2 G6 4 VREF 0 IO_VREF_L2N_Y E6 281 7 F5 D2 1 - 0IO_L2P_Y D6 282 7 K10 D3 4 - 0IO_L3N_Y A4 Notes: 1. AO in the XCV600E, 1000E. 0IO_L3P_Y G8 2. AO in the XCV1000E. 3. AO in the XCV1600E. 0 IO_L4N_YY C6 4. AO in the XCV1000E, XCV1600E. 0 IO_L4P_YY J11 0 IO_VREF_L5N_YY G9 0IO_L5P_YY F8 4 0 IO_L6N_YY A5 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 119 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV2600E, XCV3200E Bank Pin Description Pin # Bank Pin Description Pin # 5 0 IO_L6P_YY H10 0 IO_L23P_Y C12 0 IO_L7N_Y D7 0 IO_L24N_Y K15 0 IO_L24P_Y A12 0IO_L7P_Y B5 0 IO_L8N_Y K12 0 IO_L25N_Y B12 0IO_L8P_Y E8 0 IO_L25P_Y H14 4 0IO_L9N B6 0 IO_L26N_YY D12 5 0 IO_L9P F9 0 IO_L26P_YY F13 0 IO_L10N_YY G10 0 IO_VREF_L27N_YY A13 0 IO_L10P_YY C7 0 IO_L27P_YY B13 4 0 IO_VREF_L11N_YY D8 0 IO_L28N_YY J15 5 0 IO_L11P_YY B7 0 IO_L28P_YY G14 4 0 IO_L12N H11 0 IO_L29N_Y C13 5 0 IO_L12P C8 0 IO_L29P_Y F14 0 IO_L13N_Y E9 0 IO_L30N_Y H15 0 IO_L13P_Y B8 0 IO_L30P_Y D13 2 4 0 IO_VREF_L14N_Y K13 0 IO_L31N A14 5 0 IO_L14P_Y G11 0 IO_L31P K16 4 0 IO_L15N A8 0 IO_L32N_YY E14 5 0 IO_L15P F10 0 IO_L32P_YY B14 0 IO_L16N_YY C9 0 IO_VREF_L33N_YY G15 0 IO_L16P_YY H12 0 IO_L33P_YY D14 4 0 IO_VREF_L17N_YY D10 0 IO_L34N J16 5 0 IO_L17P_YY A9 0 IO_L34P D15 0 IO_L18N_Y F11 0 IO_L35N_Y F15 0 IO_L18P_Y A10 0 IO_L35P_Y B15 0 IO_L19N_Y K14 0 IO_L36N_Y A15 0 IO_L19P_Y C10 0 IO_L36P_Y E15 4 0 IO_VREF_L20N_YY H13 0 IO_L37N G16 5 0 IO_L20P_YY G12 0 IO_L37P A16 0 IO_L21N_YY A11 0 IO_L38N_YY F16 0 IO_L21P_YY B11 0 IO_L38P_YY J17 0 IO_L22N_Y E12 0 IO_VREF_L39N_YY C16 0 IO_L22P_Y D11 0 IO_L39P_YY B16 0 IO_L23N_Y G13 0 IO_L40N_Y H17 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 120 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV2600E, XCV3200E Bank Pin Description Pin # Bank Pin Description Pin # 0 IO_L40P_Y A17 1 IO_L49P_Y G20 1 5 0 IO_VREF_L41N_Y G17 1 IO_L50N B20 4 0 IO_L41P_Y B17 1 IO_L50P F20 0 IO_LVDS_DLL_L42N C17 1 IO_L51N_YY D20 1 IO_VREF_L51P_YY E20 1GCK2 D17 1 IO_L52N_YY H20 1IO A18 1 IO_L52P_YY A21 3 5 1IO B18 1 IO_L53N E21 4 1IO B24 1 IO_L53P J20 1IO B25 1 IO_L54N_Y D21 3 1IO E22 1 IO_L54P_Y K20 3 1IO E23 1 IO_L55N_Y B21 3 1IO D18 1 IO_L55P_Y H21 5 1IO D19 1 IO_L56N_YY G21 3 4 1IO D25 1 IO_L56P_YY F21 3 1IO D26 1 IO_L57N_YY A22 3 1IO D28 1 IO_VREF_L57P_YY B22 3 1IO D29 1 IO_L58N_YY J21 3 1IO G23 1 IO_L58P_YY C22 3 1IO J23 1 IO_L59N_Y D22 1 IO_LVDS_DLL_L42P J18 1 IO_L59P_Y G22 1 IO_L43N_Y G18 1 IO_L60N_Y K21 1 1 IO_VREF_L43P_Y C18 1 IO_L60P_Y A23 1 IO_L44N_Y H18 1 IO_L61N_Y F22 1 IO_L44P_Y F18 1 IO_L61P_Y B23 1 IO_L45N_YY B19 1 IO_L62N_Y C23 1 IO_VREF_L45P_YY A19 1 IO_L62P_Y H22 1 IO_L46N_YY K19 1 IO_L63N_YY D23 1 IO_L46P_YY C19 1 IO_L63P_YY K22 5 1 IO_L47N F19 1 IO_L64N_YY A24 4 1 IO_L47P E19 1 IO_VREF_L64P_YY J22 1 IO_L48N_Y G19 1 IO_L65N_Y H23 1 IO_L48P_Y J19 1 IO_L65P_Y D24 1 IO_L49N_Y A20 1 IO_L66N_Y A25 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 121 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV2600E, XCV3200E Bank Pin Description Pin # Bank Pin Description Pin # 1 IO_L66P_Y E24 1 IO_L83P_Y B30 1 IO_L67N_YY A26 1 IO_L84N B31 1 IO_VREF_L67P_YY C25 1 IO_L84P E29 1 IO_L68N_YY F24 1 IO_WRITE_L85N_YY A31 1 IO_L68P_YY B26 1 IO_CS_L85P_YY D30 5 1 IO_L69N K23 4 3 1 IO_L69P F25 2IO F31 1 IO_L70N_Y C26 2IO J32 2 3 1 IO_VREF_L70P_Y H24 2IO K27 3 1 IO_L71N_Y G24 2IO K31 3 1 IO_L71P_Y A27 2 IO L28 5 3 1 IO_L72N B27 2 IO L30 4 3 1 IO_L72P G25 2IO M32 1 IO_L73N_YY E26 2IO N26 3 1 IO_VREF_L73P_YY C27 2IO N28 3 1 IO_L74N_YY J24 2IO P25 3 1 IO_L74P_YY B28 2IO U26 5 1 IO_L75N K24 2IO U30 4 3 1 IO_L75P H25 2IO U32 1 IO_L76N_Y D27 2IO U34 1 IO_L76P_Y F26 2IO_D2 M30 1 IO_L77N_Y G26 2 IO_DOUT_BUSY_L86P_YY D32 1 IO_L77P_Y C28 2 IO_DIN_D0_L86N_YY J27 5 1 IO_L78N_YY E27 2 IO_L87P_Y E31 4 1 IO_L78P_YY J25 2 IO_L87N_Y F30 1 IO_L79N_YY A30 2 IO_L88P_Y G29 1 IO_VREF_L79P_YY H26 2 IO_L88N_Y F32 1 IO_L80N_YY G27 2 IO_VREF_L89P_Y E32 1 IO_L80P_YY B29 2 IO_L89N_Y G30 1 IO_L81N_Y F27 2 IO_L90P M25 1 IO_L81P_Y C29 2 IO_L90N G31 1 IO_L82N_Y E28 2 IO_L91P_Y L26 1 IO_VREF_L82P_Y F28 2 IO_L91N_Y D33 1 IO_L83N_Y L25 2 IO_VREF_L92P_Y D34 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 122 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV2600E, XCV3200E Bank Pin Description Pin # Bank Pin Description Pin # 2 IO_L92N_Y H29 2 IO_L109N_Y L33 4 2 IO_L93P_YY J28 2 IO_L110P_Y P27 5 2 IO_L93N_YY E33 2 IO_L110N_Y M33 2 IO_L94P_YY H28 2 IO_L111P M31 2 IO_L94N_YY H30 2 IO_L111N R26 2 IO_L95P_Y H32 2 IO_L112P_Y N30 2 IO_L95N_Y K28 2 IO_L112N_Y P28 4 2 IO_L96P_Y L27 2 IO_VREF_L113P_Y N29 5 2 IO_L96N_Y F33 2 IO_L113N_Y N33 4 2 IO_L97P_Y M26 2 IO_L114P_YY T25 5 2 IO_L97N_Y E34 2 IO_L114N_YY N34 2 IO_VREF_L98P_YY H31 2 IO_L115P_YY P34 2 IO_L98N_YY G32 2 IO_L115N_YY R27 4 2 IO_L99P_YY N25 2 IO_L116P_Y P29 5 2 IO_L99N_YY J31 2 IO_L116N_Y P31 4 2 IO_L100P_YY J30 2 IO_L117P_Y P33 5 2 IO_L100N_YY G33 2 IO_L117N_Y T26 2 2 IO_VREF_L101P_Y H34 2 IO_L118P_Y R34 2 IO_L101N_Y J29 2 IO_L118N_Y R28 4 2 IO_L102P M27 2 IO_VREF_L119P_YY N31 5 2 IO_L102N H33 2 IO_D3_L119N_YY N32 4 2 IO_L103P_Y K29 2 IO_L120P_YY P30 5 2 IO_L103N_Y J34 2 IO_L120N_YY R33 2 IO_VREF_L104P_YY L29 2 IO_L121P_YY R29 2 IO_L104N_YY J33 2 IO_L121N_YY T34 2 IO_L105P_YY M28 2 IO_L122P_Y R30 2 IO_L105N_YY K34 2 IO_L122N_Y T30 4 2 IO_L106P_Y N27 2 IO_L123P T28 5 2 IO_L106N_Y L34 2 IO_L123N R31 2 IO_VREF_L107P_YY K33 2 IO_L124P_Y T29 2 IO_D1_L107N_YY P26 2 IO_L124N_Y U27 2 IO_L108P_Y R25 2 IO_VREF_L125P_YY T31 2 IO_L108N_Y M34 2 IO_L125N_YY T33 2 IO_L109P_Y L31 2 IO_L126P_YY U28 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 123 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV2600E, XCV3200E Bank Pin Description Pin # Bank Pin Description Pin # 5 2 IO_L126N_YY T32 3 IO_L136P_YY AA34 1 4 2 IO_VREF_L127P_Y U29 3 IO_L136N_YY W31 2 IO_L127N_Y U33 3 IO_D4_L137P_YY AA33 2 IO_L128P_YY V33 3 IO_VREF_L137N_YY Y29 2 IO_L128N_YY U31 3 IO_L138P_Y W25 3 IO_L138N_Y AB34 3 5 3IO V27 3 IO_L139P_Y Y28 4 3IO V31 3 IO_L139N_Y AB33 3 3IO V32 3 IO_L140P_Y AA30 3IO W33 3 IO_L140N_Y Y26 3 3 IO AB25 3 IO_L141P_YY Y27 3 3 IO AB26 3 IO_L141N_YY AA31 3 5 3 IO AB31 3 IO_L142P_YY AA27 3 4 3IO AC31 3 IO_L142N_YY AA29 3IO AF34 3 IO_L143P_Y AB32 3 3IO AG31 3 IO_VREF_L143N_Y AB29 3 3IO AG33 3 IO_L144P_Y AA28 3IO AG34 3 IO_L144N_Y AC34 3 3IO AH29 3 IO_L145P Y25 3 3 IO AJ30 3 IO_L145N AD34 3 IO_L129P_Y V26 3 IO_L146P_Y AB30 1 3 IO_VREF_L129N_Y V30 3 IO_L146N_Y AC33 3 IO_L130P_YY W34 3 IO_L147P_Y AA26 3 IO_L130N_YY V28 3 IO_L147N_Y AC32 3 IO_L131P_YY W32 3 IO_L148P_Y AD33 3 IO_VREF_L131N_YY W30 3 IO_L148N_Y AB28 3 IO_L132P_Y V29 3 IO_L149P_YY AE34 3 IO_L132N_Y Y34 3 IO_D5_L149N_YY AB27 5 3 IO_L133P W29 3 IO_D6_L150P_YY AE33 4 3 IO_L133N Y33 3 IO_VREF_L150N_YY AC30 3 IO_L134P_Y W26 3 IO_L151P_Y AA25 3 IO_L134N_Y W28 3 IO_L151N_Y AE32 3 IO_L135P_YY Y31 3 IO_L152P_YY AE31 3 IO_L135N_YY Y30 3 IO_L152N_YY AD29 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 124 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV2600E, XCV3200E Bank Pin Description Pin # Bank Pin Description Pin # 3 IO_L153P_YY AD31 3 IO_L170P_Y AK33 3 IO_VREF_L153N_YY AF33 3 IO_L170N_Y AH30 3 IO_L154P_Y AC28 3 IO_D7_L171P_YY AK32 3 IO_L154N_Y AF31 3 IO_INIT_L171N_YY AK31 5 3 IO_L155P_Y AC27 3IO V34 4 3 IO_L155N_Y AF32 3 IO_L156P_Y AE29 4 GCK0 AH18 2 3 3 IO_VREF_L156N_Y AD28 4 IO AE21 3 IO_L157P_YY AD30 4IO AG18 3 IO_L157N_YY AG32 4IO AG23 5 3 3 IO_L158P_YY AC26 4IO AH24 4 3 3 IO_L158N_YY AH33 4IO AH25 3 3 IO_L159P_YY AD26 4 IO AJ28 3 3 IO_VREF_L159N_YY AF30 4 IO AK18 3 3 IO_L160P_Y AC25 4 IO AK19 3 IO_L160N_Y AH32 4IO AL25 5 3 3 IO_L161P_Y AE28 4IO AL27 4 3 3 IO_L161N_Y AL34 4IO AL30 3 IO_L162P_Y AG30 4IO AN18 3 3 IO_L162N_Y AD27 4IO AN22 3 3 IO_L163P_YY AF29 4IO AN24 3 IO_L163N_YY AK34 4 IO_L172P_YY AP31 5 3 IO_L164P_YY AD25 4 IO_L172N_YY AK29 4 3 IO_L164N_YY AE27 4 IO_L173P_Y AP30 3 IO_L165P_Y AJ33 4 IO_L173N_Y AN31 3 IO_VREF_L165N_Y AH31 4 IO_L174P_Y AH27 3 IO_L166P_Y AE26 4 IO_L174N_Y AN30 3 IO_L166N_Y AL33 4 IO_VREF_L175P_Y AM30 3 IO_L167P AF28 4 IO_L175N_Y AK28 3 IO_L167N AL32 4 IO_L176P_Y AG26 3 IO_L168P_Y AJ31 4 IO_L176N_Y AN29 3 IO_VREF_L168N_Y AF27 4 IO_L177P_YY AF25 3 IO_L169P_Y AG29 4 IO_L177N_YY AM29 3 IO_L169N_Y AJ32 4 IO_VREF_L178P_YY AL29 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 125 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV2600E, XCV3200E Bank Pin Description Pin # Bank Pin Description Pin # 4 IO_L178N_YY AL28 4 IO_L195N_Y AN23 4 4 IO_L179P_YY AE24 4 IO_L196P_Y AP23 5 4 IO_L179N_YY AN28 4 IO_L196N_Y AM23 4 IO_L180P_Y AJ27 4 IO_L197P_Y AH22 4 IO_L180N_Y AH26 4 IO_L197N_Y AP22 4 IO_L181P_Y AG25 4 IO_L198P_Y AL23 4 IO_L181N_Y AK27 4 IO_L198N_Y AF21 4 4 IO_L182P AM28 4 IO_L199P_YY AL22 5 4 IO_L182N AF24 4 IO_L199N_YY AJ22 4 IO_L183P_YY AJ26 4 IO_VREF_L200P_YY AK22 4 IO_L183N_YY AP27 4 IO_L200N_YY AM22 4 4 IO_VREF_L184P_YY AK26 4 IO_L201P_YY AG21 5 4 IO_L184N_YY AN27 4 IO_L201N_YY AJ21 4 4 IO_L185P AE23 4 IO_L202P_Y AP21 5 4 IO_L185N AM27 4 IO_L202N_Y AE20 4 IO_L186P_Y AL26 4 IO_L203P_Y AH21 4 IO_L186N_Y AP26 4 IO_L203N_Y AL21 2 4 4 IO_VREF_L187P_Y AN26 4 IO_L204P AN21 5 4 IO_L187N_Y AJ25 4 IO_L204N AF20 4 4 IO_L188P AG24 4 IO_L205P_YY AK21 5 4 IO_L188N AP25 4 IO_L205N_YY AP20 4 IO_L189P_YY AF23 4 IO_VREF_L206P_YY AE19 4 IO_L189N_YY AM26 4 IO_L206N_YY AN20 4 4 IO_VREF_L190P_YY AJ24 4 IO_L207P_Y AG20 5 4 IO_L190N_YY AN25 4 IO_L207N_Y AL20 4 IO_L191P_Y AE22 4 IO_L208P_Y AH20 4 IO_L191N_Y AM25 4 IO_L208N_Y AK20 4 IO_L192P_Y AK24 4 IO_L209P_Y AN19 4 IO_L192N_Y AH23 4 IO_L209N_Y AJ20 4 4 IO_VREF_L193P_YY AF22 4 IO_L210P AF19 5 4 IO_L193N_YY AP24 4 IO_L210N AP19 4 IO_L194P_YY AL24 4 IO_L211P_YY AM19 4 IO_L194N_YY AK23 4 IO_L211N_YY AH19 4 IO_L195P_Y AG22 4 IO_VREF_L212P_YY AJ19 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 126 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV2600E, XCV3200E Bank Pin Description Pin # Bank Pin Description Pin # 4 IO_L212N_YY AP18 5 IO_L222P_Y AN15 4 IO_L213P_Y AF18 5 IO_L222N_Y AF16 5 4 IO_L213N_Y AP17 5 IO_L223P_Y AP14 1 4 4 IO_VREF_L214P_Y AJ18 5 IO_L223N_Y AE16 4 IO_L214N_Y AL18 5 IO_L224P_YY AK15 4 IO_LVDS_DLL_L215P AM18 5 IO_VREF_L224N_YY AJ15 5 IO_L225P_YY AH15 5GCK1 AL19 5 IO_L225N_YY AN14 3 5 5IO AF17 5 IO_L226P AK14 3 4 5IO AG12 5 IO_L226N AG15 5IO AH12 5 IO_L227P_Y AM13 3 5 IO AJ10 5 IO_L227N_Y AF15 3 5 IO AJ11 5 IO_L228P_Y AG14 3 5 IO AK7 5 IO_L228N_Y AP13 3 5 5 IO AK13 5 IO_L229P_YY AE14 3 4 5IO AL13 5 IO_L229N_YY AE15 3 5IO AM4 5 IO_L230P_YY AN13 5IO AN9 5 IO_VREF_L230N_YY AG13 3 5IO AN10 5 IO_L231P_YY AH14 5IO AN16 5 IO_L231N_YY AP12 3 5IO AN17 5 IO_L232P_Y AJ14 5 IO_LVDS_DLL_L215N AL17 5 IO_L232N_Y AL14 5 IO_L216P_Y AH17 5 IO_L233P_Y AF13 1 5 IO_VREF_L216N_Y AM17 5 IO_L233N_Y AN12 5 IO_L217P_Y AJ17 5 IO_L234P_Y AF14 5 IO_L217N_Y AG17 5 IO_L234N_Y AP11 5 IO_L218P_YY AP16 5 IO_L235P_Y AN11 5 IO_VREF_L218N_YY AL16 5 IO_L235N_Y AH13 5 IO_L219P_YY AJ16 5 IO_L236P_YY AM12 5 IO_L219N_YY AM16 5 IO_L236N_YY AL12 5 5 IO_L220P AK16 5 IO_L237P_YY AJ13 4 5 IO_L220N AP15 5 IO_VREF_L237N_YY AP10 5 IO_L221P_Y AL15 5 IO_L238P_Y AK12 5 IO_L221N_Y AH16 5 IO_L238N_Y AM10 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 127 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV2600E, XCV3200E Bank Pin Description Pin # Bank Pin Description Pin # 5 IO_L239P_Y AP9 5 IO_L256P_Y AH8 5 IO_L239N_Y AK11 5 IO_L256N_Y AP4 5 IO_L240P_YY AL11 5 IO_L257P_Y AN4 5 IO_VREF_L240N_YY AL10 5 IO_L257N_Y AJ7 5 IO_L241P_YY AE13 5 IO_L258P_YY AM5 5 IO_L241N_YY AM9 5 IO_L258N_YY AK6 5 5 IO_L242P AF12 4 5 IO_L242N AP8 6IO T1 5 IO_L243P_Y AL9 6IO V2 2 5 IO_VREF_L243N_Y AH11 6IO V3 3 5 IO_L244P_Y AF11 6IO V5 3 5 IO_L244N_Y AN8 6IO V8 5 3 5 IO_L245P_Y AM8 6 IO AA10 4 3 5 IO_L245N_Y AG11 6 IO AB5 3 5 IO_L246P_YY AL8 6 IO AB7 3 5 IO_VREF_L246N_YY AK9 6 IO AB9 3 5 IO_L247P_YY AH10 6IO AD7 3 5 IO_L247N_YY AN7 6IO AD8 5 5 IO_L248P AE12 6 IO AE2 4 5 IO_L248N AJ9 6 IO AE4 3 5 IO_L249P_Y AM7 6IO AJ4 3 5 IO_L249N_Y AL7 6IO AH5 5 IO_L250P_Y AG10 6 IO_L259N_YY AH6 5 IO_L250N_Y AN6 6 IO_L259P_YY AF8 5 5 IO_L251P_YY AK8 6 IO_L260N_Y AE9 4 5 IO_L251N_YY AH9 6 IO_L260P_Y AK3 5 IO_L252P_YY AP5 6 IO_L261N_Y AD10 5 IO_VREF_L252N_YY AJ8 6 IO_L261P_Y AL2 5 IO_L253P_YY AE11 6 IO_VREF_L262N_Y AL1 5 IO_L253N_YY AN5 6 IO_L262P_Y AH4 5 IO_L254P_Y AF10 6 IO_L263N AG6 5 IO_L254N_Y AM6 6 IO_L263P AK1 5 IO_L255P_Y AL6 6 IO_L264N_Y AF7 5 IO_VREF_L255N_Y AG9 6 IO_L264P_Y AK2 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 128 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV2600E, XCV3200E Bank Pin Description Pin # Bank Pin Description Pin # 6 IO_VREF_L265N_Y AJ3 6 IO_L282N_Y AA9 6 IO_L265P_Y AG5 6 IO_L282P_Y AC3 4 6 IO_L266N_YY AD9 6 IO_L283N_Y AC4 5 6 IO_L266P_YY AJ2 6 IO_L283P_Y AD4 6 IO_L267N_YY AC10 6 IO_L284N_Y AA8 6 IO_L267P_YY AH2 6 IO_L284P_Y AB6 6 IO_L268N_Y AH3 6 IO_L285N AB1 6 IO_L268P_Y AF5 6 IO_L285P Y10 4 6 IO_L269N_Y AE8 6 IO_L286N_Y AB2 5 6 IO_L269P_Y AG3 6 IO_L286P_Y AA7 6 IO_L270N_Y AE7 6 IO_VREF_L287N_Y AA4 6 IO_L270P_Y AG2 6 IO_L287P_Y AA1 4 6 IO_VREF_L271N_YY AF6 6 IO_L288N_YY Y9 5 6 IO_L271P_YY AG1 6 IO_L288P_YY AB4 4 6 IO_L272N_YY AC9 6 IO_L289N_YY AA2 5 6 IO_L272P_YY AG4 6 IO_L289P_YY Y8 6 IO_L273N_YY AE6 6 IO_L290N_Y AA6 6 IO_L273P_YY AF3 6 IO_L290P_Y AA5 2 4 6 IO_VREF_L274N_Y AF1 6 IO_L291N_Y AB3 5 6 IO_L274P_Y AF4 6 IO_L291P_Y Y7 4 6 IO_L275N AB10 6 IO_L292N_Y Y1 5 6 IO_L275P AF2 6 IO_L292P_Y W10 6 IO_L276N_Y AC8 6 IO_VREF_L293N_YY Y5 6 IO_L276P_Y AE1 6 IO_L293P_YY Y2 4 6 IO_VREF_L277N_YY AD5 6 IO_L294N_YY W9 5 6 IO_L277P_YY AE3 6 IO_L294P_YY W2 6 IO_L278N_YY AC7 6 IO_L295N_YY W7 6 IO_L278P_YY AD1 6 IO_L295P_YY Y4 6 IO_L279N_Y AD6 6 IO_L296N_Y W1 6 IO_L279P_Y AD2 6 IO_L296P_Y Y6 4 6 IO_VREF_L280N_YY AB8 6 IO_L297N_Y W6 5 6 IO_L280P_YY AC1 6 IO_L297P_Y W3 6 IO_L281N_YY AC5 6 IO_L298N_Y V9 6 IO_L281P_YY AC2 6 IO_L298P_Y W4 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 129 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV2600E, XCV3200E Bank Pin Description Pin # Bank Pin Description Pin # 4 6 IO_VREF_L299N_YY W5 7 IO_L307P_Y R1 6 IO_L299P_YY V1 7 IO_L308N_Y R6 6 IO_L300N_YY V7 7 IO_L308P_Y T10 6 IO_L300P_YY U2 7 IO_L309N_YY R2 1 6 IO_VREF_L301N_Y V6 7 IO_L309P_YY R5 6 IO_L301P_Y U1 7 IO_L310N_YY P1 7 IO_VREF_L310P_YY P5 7IO F5 7 IO_L311N_Y R8 3 7IO G6 7 IO_L311P_Y P2 5 7IO H1 7 IO_L312N_Y R9 3 4 7IO H7 7 IO_L312P_Y N1 3 7IO K2 7 IO_L313N_Y P4 3 7IO K4 7 IO_L313P_Y R10 3 7IO L6 7 IO_L314N_YY P8 3 7IO M5 7 IO_L314P_YY N2 3 5 7IO M10 7 IO_L315N_YY P6 3 4 7IO N5 7 IO_L315P_YY P7 7IO N10 7 IO_L316N_Y M1 4 7IO R7 7 IO_VREF_L316P_Y N4 7IO T2 7 IO_L317N_Y N6 3 7IO T7 7 IO_L317P_Y N3 7IO U8 7 IO_L318N P9 3 7IO V4 7 IO_L318P M2 7 IO_L302N_YY U9 7 IO_L319N_Y N7 7 IO_L302P_YY U4 7 IO_L319P_Y M3 7 IO_L303N_Y U7 7 IO_L320N_Y P10 1 7 IO_VREF_L303P_Y U5 7 IO_L320P_Y M4 7 IO_L304N_YY U3 7 IO_L321N_Y L1 7 IO_L304P_YY U6 7 IO_L321P_Y N8 7 IO_L305N_YY T3 7 IO_L322N_YY L2 7 IO_VREF_L305P_YY T6 7 IO_L322P_YY N9 7 IO_L306N_Y T9 7 IO_L323N_YY M7 7 IO_L306P_Y T4 7 IO_VREF_L323P_YY K1 5 7 IO_L307N_Y T5 7 IO_L324N_Y M8 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 130 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV2600E, XCV3200E Bank Pin Description Pin # Bank Pin Description Pin # 7 IO_L324P_Y L4 7 IO_VREF_L341P_Y J8 7 IO_L325N_YY J1 7 IO_L342N_Y E4 7 IO_L325P_YY L5 7 IO_L342P_Y D2 7 IO_L326N_YY J2 7 IO_L343N_Y F4 7 IO_VREF_L326P_YY K3 7 IO_L343P_Y D3 7 IO_L327N_Y L7 7 IO_L327P_Y J3 2CCLK C31 5 7 IO_L328N_Y M9 3DONE AM31 4 7 IO_L328P_Y H2 NA DXN AJ5 7 IO_L329N_Y J4 NA DXP AL5 2 7 IO_VREF_L329P_Y K6 NA M0 AK4 7 IO_L330N_YY L8 NA M1 AG7 7 IO_L330P_YY G2 NA M2 AL3 5 7 IO_L331N_YY H3 NA PROGRAM AG28 4 7 IO_L331P_YY K7 NA TCK D5 7 IO_L332N_YY G3 NA TDI C30 7 IO_VREF_L332P_YY J5 2TDO K26 7 IO_L333N_Y L9 NA TMS C4 7 IO_L333P_Y H5 5 7 IO_L334N_Y J6 NA VCCINT K10 4 7 IO_L334P_Y H4 NA VCCINT K17 7 IO_L335N_Y G4 NA VCCINT K18 7 IO_L335P_Y K8 NA VCCINT K25 7 IO_L336N_YY J7 NA VCCINT L11 7 IO_L336P_YY F2 NA VCCINT L24 5 7 IO_L337N_YY F3 NA VCCINT M12 4 7 IO_L337P_YY L10 NA VCCINT M23 7 IO_L338N_Y E1 NA VCCINT N13 7 IO_VREF_L338P_Y_Y H6 NA VCCINT N14 7 IO_L339N_Y G5 NA VCCINT N15 7 IO_L339P_Y E2 NA VCCINT N16 7 IO_L340N K9 NA VCCINT N19 7 IO_L340P D1 NA VCCINT N20 7 IO_L341N_Y E3 NA VCCINT N21 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 131 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV2600E, XCV3200E Bank Pin Description Pin # Bank Pin Description Pin # NA VCCINT N22 NA VCCO_0 M17 NA VCCINT P13 NA VCCO_0 L17 NA VCCINT P22 NA VCCO_0 L16 NA VCCINT R13 NA VCCO_0 E10 NA VCCINT R22 NA VCCO_0 C14 NA VCCINT T13 NA VCCO_0 A6 NA VCCINT T22 NA VCCO_0 M13 NA VCCINT U10 NA VCCO_0 M14 NA VCCINT U25 NA VCCO_0 M15 NA VCCINT V10 NA VCCO_0 M16 NA VCCINT V25 NA VCCO_0 L12 NA VCCINT W13 NA VCCO_0 L13 NA VCCINT W22 NA VCCO_0 L14 NA VCCINT Y13 NA VCCO_0 L15 NA VCCINT Y22 NA VCCO_1 M18 NA VCCINT AA13 NA VCCO_1 L18 NA VCCINT AA22 NA VCCO_1 L23 NA VCCINT AB13 NA VCCO_1 E25 NA VCCINT AB14 NA VCCO_1 C21 NA VCCINT AB15 NA VCCO_1 A29 NA VCCINT AB16 NA VCCO_1 M19 NA VCCINT AB19 NA VCCO_1 M20 NA VCCINT AB20 NA VCCO_1 M21 NA VCCINT AB21 NA VCCO_1 M22 NA VCCINT AB22 NA VCCO_1 L19 NA VCCINT AC12 NA VCCO_1 L20 NA VCCINT AC23 NA VCCO_1 L21 NA VCCINT AD24 NA VCCO_1 L22 NA VCCINT AD11 NA VCCO_2 U24 NA VCCINT AE10 NA VCCO_2 U23 NA VCCINT AE17 NA VCCO_2 N24 NA VCCINT AE18 NA VCCO_2 M24 NA VCCINT AE25 NA VCCO_2 K30 NA VCCO_2 F34 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 132 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV2600E, XCV3200E Bank Pin Description Pin # Bank Pin Description Pin # NA VCCO_2 T23 NA VCCO_4 AD22 NA VCCO_2 T24 NA VCCO_4 AD23 NA VCCO_2 R23 NA VCCO_5 AC17 NA VCCO_2 R24 NA VCCO_5 AD17 NA VCCO_2 P23 NA VCCO_5 AC13 NA VCCO_2 P24 NA VCCO_5 AC14 NA VCCO_2 P32 NA VCCO_5 AC15 NA VCCO_2 N23 NA VCCO_5 AC16 NA VCCO_3 V23 NA VCCO_5 AP6 NA VCCO_3 V24 NA VCCO_5 AM14 NA VCCO_3 Y23 NA VCCO_5 AK10 NA VCCO_3 Y24 NA VCCO_5 AD12 NA VCCO_3 W23 NA VCCO_5 AD13 NA VCCO_3 W24 NA VCCO_5 AD14 NA VCCO_3 AJ34 NA VCCO_5 AD15 NA VCCO_3 AE30 NA VCCO_5 AD16 NA VCCO_3 AC24 NA VCCO_6 V11 NA VCCO_3 AB23 NA VCCO_6 V12 NA VCCO_3 AB24 NA VCCO_6 Y11 NA VCCO_3 AA23 NA VCCO_6 Y12 NA VCCO_3 AA24 NA VCCO_6 W11 NA VCCO_3 AA32 NA VCCO_6 W12 NA VCCO_4 AD18 NA VCCO_6 AJ1 NA VCCO_4 AC18 NA VCCO_6 AE5 NA VCCO_4 AC19 NA VCCO_6 AC11 NA VCCO_4 AC20 NA VCCO_6 AB11 NA VCCO_4 AC21 NA VCCO_6 AB12 NA VCCO_4 AC22 NA VCCO_6 AA3 NA VCCO_4 AP29 NA VCCO_6 AA11 NA VCCO_4 AM21 NA VCCO_6 AA12 NA VCCO_4 AK25 NA VCCO_7 U11 NA VCCO_4 AD19 NA VCCO_7 U12 NA VCCO_4 AD20 NA VCCO_7 N12 NA VCCO_4 AD21 NA VCCO_7 M11 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 133 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV2600E, XCV3200E Bank Pin Description Pin # Bank Pin Description Pin # NA VCCO_7 K5 NA GND AK17 NA VCCO_7 F1 NA GND AH34 NA VCCO_7 T11 NA GND AC6 NA VCCO_7 T12 NA GND AA21 NA VCCO_7 R11 NA GND Y21 NA VCCO_7 R12 NA GND W20 NA VCCO_7 P3 NA GND V20 NA VCCO_7 P11 NA GND U21 NA VCCO_7 P12 NA GND T21 NA VCCO_7 N11 NA GND R20 NA GND P20 NA GND K32 NA GND H16 NA GND R4 NA GND F23 NA GND AN1 NA GND C3 NA GND AM11 NA GND B2 NA GND AK5 NA GND A28 NA GND AH28 NA GND AP34 NA GND AD32 NA GND AM3 NA GND AA20 NA GND AL31 NA GND Y20 NA GND AH7 NA GND W19 NA GND AD3 NA GND V19 NA GND AA19 NA GND U20 NA GND Y19 NA GND T20 NA GND W18 NA GND R19 NA GND V18 NA GND P19 NA GND U19 NA GND H8 NA GND T19 NA GND F12 NA GND R18 NA GND C2 NA GND P18 NA GND B1 NA GND J26 NA GND A7 NA GND F6 NA GND AP1 NA GND C1 NA GND AN2 NA GND C34 NA GND AM15 NA GND A3 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 134 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV2600E, XCV3200E Bank Pin Description Pin # Bank Pin Description Pin # NA GND AP2 NA GND E5 NA GND AN3 NA GND C15 NA GND AM20 NA GND B32 NA GND AK30 NA GND A33 NA GND AG8 NA GND AP7 NA GND AC29 NA GND AN33 NA GND Y3 NA GND AM32 NA GND Y32 NA GND AJ12 NA GND W21 NA GND AG19 NA GND V21 NA GND AA15 NA GND T8 NA GND Y15 NA GND T27 NA GND W14 NA GND R21 NA GND V14 NA GND P21 NA GND U15 NA GND H19 NA GND T15 NA GND F29 NA GND R14 NA GND C11 NA GND P14 NA GND B3 NA GND M29 NA GND A32 NA GND G1 NA GND AP3 NA GND E18 NA GND AN32 NA GND C20 NA GND AM24 NA GND B33 NA GND AJ6 NA GND A34 NA GND AG16 NA GND AP28 NA GND AA14 NA GND AN34 NA GND Y14 NA GND AM33 NA GND W8 NA GND AJ23 NA GND W27 NA GND AG27 NA GND U14 NA GND AA16 NA GND T14 NA GND Y16 NA GND R3 NA GND W15 NA GND R32 NA GND V15 NA GND M6 NA GND U16 NA GND H27 NA GND T16 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 135 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, Table 28: FG1156 — XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV2600E, XCV3200E Bank Pin Description Pin # Bank Pin Description Pin # NA GND R15 NA GND U18 NA GND P15 NA GND T18 NA GND L3 NA GND R17 NA GND G7 NA GND P17 NA GND E30 NA GND J9 NA GND C24 NA GND G34 NA GND B34 NA GND D31 NA GND AP32 NA GND C33 NA GND AM1 NA GND A2 NA GND AM34 NA GND AB17 NA GND AJ29 NA GND AB18 NA GND AF9 NA GND N17 NA GND AA17 NA GND N18 NA GND Y17 NA GND U13 NA GND W16 NA GND V13 NA GND V16 NA GND U22 NA GND U17 NA GND V22 NA GND T17 Notes: 1. V or I/O option only in the XCV1600E, XCV2000E, REF NA GND R16 XCV2600E, and XCV3200E; otherwise, I/O option only. NA GND P16 2. V or I/O option only in the XCV2000E, XCV2600E, and REF XCV3200E; otherwise, I/O option only. NA GND L32 3. No Connect in the XCV1000E, XCV1600E. NA GND G28 4. No Connect in the XCV1000E. NA GND D4 5. I/O in the XCV1000E. NA GND C32 NA GND A1 NA GND AP33 NA GND AM2 NA GND AL4 NA GND AH1 NA GND AF26 NA GND AA18 NA GND Y18 NA GND W17 NA GND V17 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 136 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 29: FG1156 Differential Pin Pair Summary: FG1156 Differential Pin Pairs XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E Virtex-E devices have differential pin pairs that can also pro- P N Other vide other functions when not used as a differential pair. The AO column in Table 29 indicates which devices in this pack- Pair Bank Pin Pin AO Functions age can use the pin pair as an asynchronous output. The 3200 2000 “Other Functions” column indicates alternative function(s) 13 0 B8 E9 - 1000 that are not available when the pair is used as a differential pair or differential clock. 3200 2000 14 0 G11 K13 VREF 1000 Table 29: FG1156 Differential Pin Pair Summary: XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E 15 0 F10 A8 3200 2600 - P N Other 3200 2600 Pair Bank Pin Pin AO Functions 160H12 C9 2000 1600 - 1000 GCLK LVDS 3200 2600 3 0 E17 C17 NA IO_DLL_L 42N 17 0 A9 D10 2000 1600 VREF 2 1 D17 J18 NA IO_DLL_L 42P 1000 1 5 AL19 AL17 NA IO_DLL_L 215N 2600 1600 18 0 A10 F11 - 1000 0 4 AH18 AM18 NA IO_DLL_L 215P 2600 1600 IO LVDS 190C10 K14 - 1000 Total Pairs: 344, Asynchronous Output Pairs: 134 3200 2600 3200 1600 20 0 G12 H13 2000 1600 VREF 00 H9 F7 - 1000 1000 3200 2000 3200 2600 1 0 J10 C5 - 1000 21 0 B11 A11 2000 1600 - 1000 3200 2000 20 D6 E6 VREF 1000 3200 1600 220D11 E12 - 1000 3200 2600 30 G8 A4 - 1000 3200 2000 230C12 G13 - 1000 3200 2600 4 0 J11 C6 2000 1600 - 3200 2000 24 0 A12 K15 - 1000 1000 3200 2600 3200 2600 250H14 B12 - 50 F8 G9 2000 1600 VREF 1000 1000 3200 2600 6 0 H10 A5 2000 1600 - 26 0 F13 D12 2000 1600 - 1000 7 0 B5 D7 3200 1000 - 3200 2600 8 0 E8 K12 3200 1000 - 27 0 B13 A13 2000 1600 VREF 9 0 F9 B6 3200 2600 - 1000 3200 2600 28 0 G14 J15 2000 1600 - 10 0 C7 G10 2000 1600 - 3200 2600 1000 29 0 F14 C13 - 1000 3200 2600 3200 2600 11 0 B7 D8 2000 1600 VREF 300D13 H15 - 1000 1000 310K16A14 3200 - 12 0 C8 H11 3200 1600 - DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 137 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 29: FG1156 Differential Pin Pair Summary: Table 29: FG1156 Differential Pin Pair Summary: XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E P N Other P N Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 3200 2600 3200 2600 32 0 B14 E14 2000 1600 - 52 1 A21 H20 2000 1600 - 1000 1000 3200 2600 531J20E21 3200 - 330D14 G15 2000 1600 VREF 3200 2600 1000 54 1 K20 D21 - 1000 34 0 D15 J16 3200 1600 - 3200 2600 551H21 B21 - 3200 2000 1000 35 0 B15 F15 - 1000 56 1 F21 G21 2000 1600 - 3200 2000 36 0 E15 A15 - 3200 2600 1000 57 1 B22 A22 2000 1600 VREF 37 0 A16 G16 3200 2600 - 1000 3200 2600 3200 2600 38 0 J17 F16 2000 1600 - 581C22 J21 2000 1600 - 1000 1000 3200 2600 3200 2600 59 1 G22 D22 - 39 0 B16 C16 2000 1600 VREF 1000 1000 3200 2000 60 1 A23 K21 - 2600 1600 1000 40 0 A17 H17 - 1000 3200 2000 61 1 B23 F22 - 2600 1600 1000 41 0 B17 G17 VREF 1000 3200 1600 621H22 C23 - 42 1 J18 C17 None IO_LVDS_DLL 1000 2600 1600 3200 2600 431C18 G18 VREF 1000 63 1 K22 D23 2000 1600 - 1000 2600 1600 44 1 F18 H18 - 1000 3200 2600 64 1 J22 A24 2000 1600 VREF 3200 2600 1000 45 1 A19 B19 2000 1600 VREF 1000 2600 1600 651D24 H23 - 1000 3200 2600 461C19 K19 2000 1600 - 2600 1600 66 1 E24 A25 - 1000 1000 47 1 E19 F19 3200 2600 - 3200 2600 671C25 A26 2000 1600 VREF 3200 2000 48 1 J19 G19 - 1000 1000 3200 2600 3200 2000 49 1 G20 A20 - 68 1 B26 F24 2000 1600 - 1000 1000 50 1 F20 B20 3200 1600 - 69 1 F25 K23 3200 2600 - 3200 2600 3200 2000 51 1 E20 D20 2000 1600 VREF 701H24 C26 VREF 1000 1000 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 138 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 29: FG1156 Differential Pin Pair Summary: Table 29: FG1156 Differential Pin Pair Summary: XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E P N Other P N Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 3200 2000 3200 2600 71 1 A27 G24 - 91 2 L26 D33 - 1000 1600 1000 72 1 G25 B27 3200 1600 - 2600 2000 922D34 H29 VREF 1000 3200 2600 731C27 E26 2000 1600 VREF 3200 2600 93 2 J28 E33 - 1000 2000 1600 3200 2600 3200 2600 74 1 B28 J24 2000 1600 - 942H28 H30 2000 1600 - 1000 1000 75 1 H25 K24 3200 2600 - 3200 2600 952H32 K28 - 1600 1000 76 1 F26 D27 3200 1000 - 3200 2600 77 1 C28 G26 3200 1000 - 96 2 L27 F33 - 2000 78 1 J25 E27 2000 1600 - 2600 2000 97 2 M26 E34 - 3200 2600 1000 791H26 A30 2000 1600 VREF 3200 2600 1000 982H31 G32 2000 1600 VREF 3200 2600 1000 80 1 B29 G27 2000 1600 - 99 2 N25 J31 2000 1600 - 1000 3200 2600 3200 2600 811C29 F27 - 100 2 J30 G33 2000 1600 - 1000 1000 3200 2000 82 1 F28 E28 VREF 101 2 H34 J29 2600 1000 VREF 1000 3200 2600 3200 2000 102 2 M27 H33 - 83 1 B30 L25 - 1600 1000 3200 2600 3200 1600 103 2 K29 J34 - 84 1 E29 B31 - 1600 1000 1000 3200 2600 3200 2600 104 2 L29 J33 2000 1600 VREF 851D30 A31 2000 1600 CS 1000 1000 3200 2600 3200 2600 105 2 M28 K34 2000 1600 - 862D32 J27 2000 1600 DIN, D0 1000 1000 3200 1600 3200 2600 106 2 N27 L34 - 87 2 E31 F30 - 1000 2000 2000 1600 2600 2000 107 2 K33 P26 D1 88 2 G29 F32 - 1000 1000 3200 2600 3200 2600 108 2 R25 M34 - 89 2 E32 G30 VREF 2000 1600 1000 109 2 L31 L33 2000 1000 - 90 2 M25 G31 2600 1600 - 3200 2600 110 2 P27 M33 - 1600 1000 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 139 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 29: FG1156 Differential Pin Pair Summary: Table 29: FG1156 Differential Pin Pair Summary: XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E P N Other P N Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 111 2 M31 R26 2600 1600 - 3200 2600 132 3 V29 Y34 - 1600 1000 3200 1600 112 2 N30 P28 - 1000 133 3 W29 Y33 3200 1600 - 2600 2000 1343W26W281000 - 113 2 N29 N33 VREF 1000 3200 2600 3200 2600 135 3 Y31 Y30 2000 1600 - 114 2 T25 N34 - 2000 1600 1000 3200 2600 136 3 AA34 W31 2000 1600 - 115 2 P34 R27 2000 1600 - 2000 1600 1000 137 3 AA33 Y29 VREF 1000 3200 2600 116 2 P29 P31 - 2600 2000 1600 1000 138 3 W25 AB34 - 1000 3200 2600 117 2 P33 T26 - 3200 2600 2000 139 3 Y28 AB33 - 2000 2600 2000 118 2 R34 R28 - 3200 2600 1000 140 3 AA30 Y26 - 1600 1000 2000 1600 119 2 N31 N32 D3 3200 2600 1000 141 3 Y27 AA31 2000 1600 - 120 2 P30 R33 2000 1600 - 1000 3200 2600 3200 2600 142 3 AA27 AA29 - 121 2 R29 T34 2000 1600 - 2000 1600 1000 2600 2000 143 3 AB32 AB29 VREF 1222R30T30 1000 - 1000 123 2 T28 R31 3200 1600 - 3200 1600 144 3 AA28 AC34 - 1000 3200 2600 124 2 T29 U27 - 1600 1000 145 3 Y25 AD34 2600 1600 - 2000 1600 3200 2600 125 2 T31 T33 VREF 146 3 AB30 AC33 - 1000 1600 1000 2000 1600 147 3 AA26 AC32 2000 1000 - 126 2 U28 T32 - 1000 3200 2600 148 3 AD33 AB28 - 3200 2600 2000 127 2 U29 U33 VREF 1600 1000 3200 2600 3200 2600 149 3 AE34 AB27 2000 1600 D5 128 2 V33 U31 2000 1600 - 1000 1000 2000 1600 150 3 AE33 AC30 VREF 3200 2600 1000 129 3 V26 V30 VREF 1600 1000 3200 1600 151 3 AA25 AE32 - 2000 1600 1000 130 3 W34 V28 - 1000 3200 2600 2000 1600 152 3 AE31 AD29 2000 1600 - 131 3 W32 W30 VREF 1000 1000 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 140 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 29: FG1156 Differential Pin Pair Summary: Table 29: FG1156 Differential Pin Pair Summary: XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E P N Other P N Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 3200 2600 3200 2600 153 3 AD31 AF33 2000 1600 VREF 172 4 AP31 AK29 2000 1600 - 1000 1000 3200 2600 3200 1600 154 3 AC28 AF31 - 173 4 AP30 AN31 - 1600 1000 1000 3200 2600 3200 2000 155 3 AC27 AF32 - 174 4 AH27 AN30 - 1600 1000 156 3 AE29 AD28 2600 1000 VREF 3200 2000 175 4 AM30 AK28 VREF 1000 3200 2600 157 3 AD30 AG32 2000 1600 - 3200 2600 176 4 AG26 AN29 - 1000 1000 158 3 AC26 AH33 2000 1600 - 3200 2600 1774AF25AM29 2000 1600 - 3200 2600 1000 159 3 AD26 AF30 2000 1600 VREF 1000 3200 2600 178 4 AL29 AL28 2000 1600 VREF 2600 2000 160 3 AC25 AH32 - 1000 1000 179 4 AE24 AN28 2000 1600 - 3200 2600 161 3 AE28 AL34 - 2000 180 4 AJ27 AH26 3200 1000 - 3200 2600 181 4 AG25 AK27 3200 1000 - 162 3 AG30 AD27 - 1600 1000 182 4 AM28 AF24 3200 2600 - 3200 2600 3200 2600 1633AF29 AK34 2000 1600 - 183 4 AJ26 AP27 2000 1600 - 1000 1000 3200 2600 164 3 AD25 AE27 - 3200 2600 2000 1600 184 4 AK26 AN27 2000 1600 VREF 2600 2000 1000 165 3 AJ33 AH31 VREF 1000 185 4 AE23 AM27 3200 1600 - 3200 2600 166 3 AE26 AL33 - 3200 2000 1600 1000 186 4 AL26 AP26 - 1000 167 3 AF28 AL32 2600 1600 - 3200 2000 187 4 AN26 AJ25 VREF 3200 2600 1000 168 3 AJ31 AF27 VREF 1600 1000 188 4 AG24 AP25 3200 2600 - 2600 2000 169 3 AG29 AJ32 - 3200 2600 1000 1894AF23AM26 2000 1600 - 3200 2600 1000 170 3 AK33 AH30 - 2000 3200 2600 3200 2600 190 4 AJ24 AN25 2000 1600 VREF 171 3 AK32 AK31 2000 1600 INIT 1000 1000 2600 1600 191 4 AE22 AM25 - 1000 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 141 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 29: FG1156 Differential Pin Pair Summary: Table 29: FG1156 Differential Pin Pair Summary: XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E P N Other P N Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 2600 1600 3200 2600 192 4 AK24 AH23 - 1000 211 4 AM19 AH19 2000 1600 - 1000 3200 2600 1934AF22 AP24 2000 1600 VREF 3200 2600 1000 212 4 AJ19 AP18 2000 1600 VREF 1000 3200 2600 194 4 AL24 AK23 2000 1600 - 2600 1600 2134AF18 AP17 - 1000 1000 3200 1600 2600 1600 195 4 AG22 AN23 - 214 4 AJ18 AL18 VREF 1000 1000 3200 2000 215 5 AM18 AL17 None IO_LVDS_DLL 196 4 AP23 AM23 - 1000 2600 1600 216 5 AH17 AM17 VREF 3200 2000 1000 197 4 AH22 AP22 - 1000 2600 1600 217 5 AJ17 AG17 - 3200 2600 1000 198 4 AL23 AF21 - 1000 3200 2600 3200 2600 218 5 AP16 AL16 2000 1600 VREF 199 4 AL22 AJ22 2000 1600 - 1000 1000 3200 2600 3200 2600 219 5 AJ16 AM16 2000 1600 - 200 4 AK22 AM22 2000 1600 VREF 1000 1000 220 5 AK16 AP15 3200 2600 - 201 4 AG21 AJ21 2000 1600 - 3200 2000 221 5 AL15 AH16 - 3200 2600 1000 202 4 AP21 AE20 - 1000 3200 2000 222 5 AN15 AF16 - 3200 2600 1000 203 4 AH21 AL21 - 1000 223 5 AP14 AE16 3200 1600 - 2044AN21AF203200 - 3200 2600 3200 2600 224 5 AK15 AJ15 2000 1600 VREF 205 4 AK21 AP20 2000 1600 - 1000 1000 3200 2600 3200 2600 225 5 AH15 AN14 2000 1600 - 206 4 AE19 AN20 2000 1600 VREF 1000 1000 2265AK14AG153200 - 207 4 AG20 AL20 3200 1600 - 3200 2600 227 5 AM13 AF15 - 3200 2000 1000 208 4 AH20 AK20 - 1000 3200 2600 228 5 AG14 AP13 - 3200 2000 1000 209 4 AN19 AJ20 - 1000 229 5 AE14 AE15 2000 1600 - 210 4 AF19 AP19 3200 2600 - 3200 2600 230 5 AN13 AG13 2000 1600 VREF 1000 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 142 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 29: FG1156 Differential Pin Pair Summary: Table 29: FG1156 Differential Pin Pair Summary: XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E P N Other P N Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 3200 2600 251 5 AK8 AH9 2000 1600 - 231 5 AH14 AP12 2000 1600 - 3200 2600 1000 252 5 AP5 AJ8 2000 1600 VREF 3200 2600 1000 232 5 AJ14 AL14 - 1000 3200 2600 3200 2000 253 5 AE11 AN5 2000 1600 - 2335AF13AN12 - 1000 1000 3200 2000 3200 2600 2345AF14 AP11 - 2545AF10 AM6 - 1000 1000 3200 1600 3200 2000 235 5 AN11 AH13 - 255 5 AL6 AG9 VREF 1000 1000 3200 2600 3200 2000 256 5 AH8 AP4 - 236 5 AM12 AL12 2000 1600 - 1000 1000 3200 1600 257 5 AN4 AJ7 - 3200 2600 1000 237 5 AJ13 AP10 2000 1600 VREF 3200 2600 1000 258 5 AM5 AK6 2000 1600 - 2600 1600 1000 238 5 AK12 AM10 - 1000 3200 2600 2600 1600 259 6 AF8 AH6 2000 1600 - 239 5 AP9 AK11 - 1000 1000 3200 2600 3200 2600 260 6 AK3 AE9 - 240 5 AL11 AL10 2000 1600 VREF 2000 1000 2600 2000 261 6 AL2 AD10 - 3200 2600 1000 241 5 AE13 AM9 2000 1600 - 3200 2600 1000 262 6 AH4 AL1 VREF 1600 1000 242 5 AF12 AP8 3200 2600 - 263 6 AK1 AG6 2600 1600 - 3200 2000 243 5 AL9 AH11 VREF 3200 2600 1000 264 6 AK2 AF7 - 1600 1000 3200 2000 2445AF11 AN8 - 2600 2000 1000 265 6 AG5 AJ3 VREF 1000 245 5 AM8 AG11 3200 1600 - 3200 2600 266 6 AJ2 AD9 - 3200 2600 2000 1600 246 5 AL8 AK9 2000 1600 VREF 3200 2600 1000 267 6 AH2 AC10 2000 1600 - 3200 2600 1000 247 5 AH10 AN7 2000 1600 - 3200 2600 1000 268 6 AF5 AH3 - 1600 1000 248 5 AE12 AJ9 3200 2600 - 3200 2600 269 6 AG3 AE8 - 249 5 AM7 AL7 3200 1000 - 2000 250 5 AG10 AN6 3200 1000 - DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 143 R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 29: FG1156 Differential Pin Pair Summary: Table 29: FG1156 Differential Pin Pair Summary: XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E P N Other P N Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 2600 2000 3200 2600 270 6 AG2 AE7 - 290 6 AA5 AA6 - 1000 1600 1000 3200 2600 3200 2600 291 6 Y7 AB3 - 271 6 AG1 AF6 2000 1600 VREF 2000 1000 2600 2000 292 6 W10 Y1 - 272 6 AG4 AC9 2000 1600 - 1000 3200 2600 2000 1600 293 6 Y2 Y5 VREF 273 6 AF3 AE6 2000 1600 - 1000 1000 294 6 W2 W9 2000 1600 - 274 6 AF4 AF1 2600 1000 VREF 3200 2600 3200 2600 295 6 Y4 W7 2000 1600 - 275 6 AF2 AB10 - 1600 1000 3200 2600 2966Y6W1 1000 - 276 6 AE1 AC8 - 1600 1000 297 6 W3 W6 3200 1600 - 3200 2600 3200 2600 277 6 AE3 AD5 2000 1600 VREF 298 6 W4 V9 - 1600 1000 1000 2000 1600 3200 2600 299 6 V1 W5 VREF 1000 278 6 AD1 AC7 2000 1600 - 1000 2000 1600 300 6 U2 V7 - 1000 3200 1600 279 6 AD2 AD6 - 1000 3200 2600 301 6 U1 V6 VREF 1600 1000 2000 1600 280 6 AC1 AB8 VREF 1000 3200 2600 302 7 U4 U9 2000 1600 - 3200 2600 1000 281 6 AC2 AC5 2000 1600 - 1000 3200 2600 303 7 U5 U7 VREF 1600 1000 3200 2600 282 6 AC3 AA9 - 2000 2000 1600 304 7 U6 U3 - 1000 283 6 AD4 AC4 2000 1000 - 2000 1600 3200 2600 305 7 T6 T3 VREF 284 6 AB6 AA8 - 1000 1600 1000 3200 2600 285 6 Y10 AB1 2600 1600 - 306 7 T4 T9 - 1600 1000 3200 1600 286 6 AA7 AB2 - 307 7 R1 T5 3200 1600 - 1000 3087T10R6 1000 - 2600 2000 287 6 AA1 AA4 VREF 1000 3200 2600 309 7 R5 R2 2000 1600 - 3200 2600 288 6 AB4 Y9 - 1000 2000 1600 2000 1600 3200 2600 310 7 P5 P1 VREF 1000 289 6 Y8 AA2 2000 1600 - 1000 Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 144 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Table 29: FG1156 Differential Pin Pair Summary: Table 29: FG1156 Differential Pin Pair Summary: XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E XCV1000E, XCV1600E, XCV2000E, XCV2600E, XCV3200E P N Other P N Other Pair Bank Pin Pin AO Functions Pair Bank Pin Pin AO Functions 2600 2000 331 7 K7 H3 2000 1600 - 311 7 P2 R8 - 1000 3200 2600 3200 2600 332 7 J5 G3 2000 1600 VREF 312 7 N1 R9 - 2000 1000 3200 2600 2600 2000 3137 R10P4 - 333 7 H5 L9 - 1600 1000 1000 3200 2600 3200 2600 334 7 H4 J6 - 314 7 N2 P8 2000 1600 - 2000 1000 3200 2600 335 7 K8 G4 - 3200 2600 1600 1000 315 7 P7 P6 - 2000 1600 3200 2600 2600 2000 336 7 F2 J7 2000 1600 - 316 7 N4 M1 VREF 1000 1000 3200 1600 3200 2600 317 7 N3 N6 - 337 7 L10 F3 - 1000 2000 1600 318 7 M2 P9 2600 1600 - 2600 2000 338 7 H6 E1 VREF 1000 3200 2600 319 7 M3 N7 - 1600 1000 3200 2600 339 7 E2 G5 - 1600 1000 320 7 M4 P10 2000 1000 - 340 7 D1 K9 2600 1600 - 3200 2600 321 7 N8 L1 - 2000 3200 2600 341 7 J8 E3 VREF 1600 1000 3200 2600 322 7 N9 L2 2000 1600 - 2600 2000 342 7 D2 E4 - 1000 1000 2000 1600 3200 2600 323 7 K1 M7 VREF 343 7 D3 F4 - 1000 2000 3200 1600 324 7 L4 M8 - 1000 3200 2600 325 7 L5 J1 2000 1600 - 1000 3200 2600 326 7 K3 J2 2000 1600 VREF 1000 3200 2600 327 7 J3 L7 - 1600 1000 3200 2600 328 7 H2 M9 - 1600 329 7 K6 J4 2600 1000 VREF 3200 2600 330 7 G2 L8 2000 1600 - 1000 DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 145 R Virtex™-E 1.8 V Field Programmable Gate Arrays Revision History The following table shows the revision history for this document. Date Version Revision 12/7/99 1.0 Initial Xilinx release. 1/10/00 1.1 Re-released with spd.txt v. 1.18, FG860/900/1156 package information, and additional DLL, Select RAM and SelectI/O information. 1/28/00 1.2 Added Delay Measurement Methodology table, updated SelectI/O section, Figures 30, 54, & 55, text explaining Table 5, T values, buffered Hex Line info, p. 8, I/O Timing BYP Measurement notes, notes for Tables 15, 16, and corrected F1156 pinout table footnote references. 2/29/00 1.3 Updated pinout tables, V page 20, and corrected Figure 20. CC 5/23/00 1.4 Correction to table on p. 22.  Numerous minor edits. 7/10/00 1.5  Data sheet upgraded to Preliminary.  Preview -8 numbers added to Virtex-E Electrical Characteristics tables.  Reformatted entire document to follow new style guidelines. 8/1/00 1.6  Changed speed grade values in tables on pages 35-37.  Min values added to Virtex-E Electrical Characteristics tables. 9/20/00 1.7  XCV2600E and XCV3200E numbers added to Virtex-E Electrical Characteristics tables (Module 3).  Corrected user I/O count for XCV100E device in Table 1 (Module 1).  Changed several pins to “No Connect in the XCV100E“ and removed duplicate V CCINT pins in Table ~ (Module 4).  Changed pin J10 to “No connect in XCV600E” in Table 74 (Module 4).  Changed pin J30 to “V or I/O option only in the XCV600E” in Table 74 (Module 4). REF  Corrected pair 18 in Table 75 (Module 4) to be “AO in the XCV1000E, XCV1600E“.  Upgraded speed grade -8 numbers in Virtex-E Electrical Characteristics tables to 11/20/00 1.8 Preliminary.  Updated minimums in Table 13 and added notes to Table 14.  Added to note 2 to Absolute Maximum Ratings.  Changed speed grade -8 numbers for T , T , T , and T . SHCKO32 REG BCCS ICKOF  Changed all minimum hold times to –0.4 under Global Clock Set-Up and Hold for LVTTL Standard, with DLL.  Revised maximum T in -6 speed grade for DLL Timing Parameters. DLLPW  Changed GCLK0 to BA22 for FG860 package in Table 46.  Revised footnote for Table 14. 2/12/01 1.9  Added numbers to Virtex-E Electrical Characteristics tables for XCV1000E and XCV2000E devices.  Updated Table 27 and Table 78 to include values for XCV400E and XCV600E devices.  Revised Table 62 to include pinout information for the XCV400E and XCV600E devices in the BG560 package.  Updated footnotes 1 and 2 for Table 76 to include XCV2600E and XCV3200E devices. Module 4 of 4 www.xilinx.com DS022-4 (v2.5) March 14, 2003 146 1-800-255-7778 Production Product Specification R Virtex™-E 1.8 V Field Programmable Gate Arrays Date Version Revision  Updated numerous values in Virtex-E Switching Characteristics tables. 4/2/01 2.0  Changed pinout table footnotes from "V option only" to "V or I/O option only" to REF REF improve clarity.  Converted file to modularized format. See the Virtex-E Data Sheet section.  Changed pinout table footnotes from "V or I/O option only" to "V or I/O option only; 7/26/01 2.1 REF REF otherwise I/O only" to improve clarity.  Changed designation for pin pair 300 in Table 29 from AO to footnote 9.  Changed Table 29 to clarify which devices in the FG1156 package can use each pin 10/25/01 2.2 pair as an asynchronous output.  Updated references to the XCV3200E device in the FG1156 package.  Fixed cosmetic error. 11/15/01 2.3  Added “VREF” to the description for pin B15 in Table 12. 07/17/02 2.4  Changed designation for pin pair 129 in Table 15 from AO to “AO in the XCV1000E, 1600E, 2000E“.  Data sheet designation upgraded from Preliminary to Production.  Removed the Virtex-E XCV300E section under Pinout Differences Between Virtex 03/14/03 2.5 and Virtex-E Families (and revised Table 1), since these differences do not exist. Virtex-E Data Sheet The Virtex-E Data Sheet contains the following modules:  DS022-1, Virtex-E 1.8V FPGAs:  DS022-3, Virtex-E 1.8V FPGAs: Introduction and Ordering Information (Module 1) DC and Switching Characteristics (Module 3)  DS022-2, Virtex-E 1.8V FPGAs:  DS022-4, Virtex-E 1.8V FPGAs: Functional Description (Module 2) Pinout Tables (Module 4) DS022-4 (v2.5) March 14, 2003 www.xilinx.com Module 4 of 4 Production Product Specification 1-800-255-7778 147