INTERSIL EL8403ISZ

EL8202, EL8203, EL8403 ® Data Sheet November 20, 2003 FN7106 500MHz Rail-to-Rail Amplifiers Features The EL8202, EL8203, and EL8403 • 500MHz -3dB bandwidth represent rail-to-rail amplifiers with a • 600V/µs slew rate -3dB bandwidth of 500MHz and slew • Low supply current = 5.6mA per channel rate of 600V/µs. Running off a very low supply current of 5.6mA per channel, the EL8202, EL8203, and EL8403 also • Supplies from 3V to 5.5V feature inputs that go to 0.15V below the V - rail. The S • Rail-to-rail output EL8202 and EL8203 are dual channel amplifiers. The EL8403 is a quad channel amplifier. • Input to 0.15V below V - S The EL8202 includes a fast-acting disable/power-down • Fast 25ns disable (EL8202 only) circuit. With a 25ns disable and a 200ns enable, the EL8202 •Low cost is ideal for multiplexing applications. Applications The EL8202, EL8203, and EL8403 are designed for a number of general purpose video, communication, • Video amplifiers instrumentation, and industrial applications. The EL8202 is • Portable/hand-held products available in a 10-pin MSOP package, the EL8203 in an 8-pin SO package, and the EL8403 in 14-pin SO and 16-pin • Communications devices QSOP packages. All are specified for operation over the -40°C to +85°C temperature range. Ordering Information PART NUMBER PACKAGE TAPE & REEL PKG. DWG. # EL8202IY 10-Pin MSOP - MDP0043 EL8202IY-T7 10-Pin MSOP 7” MDP0043 EL8202IY-T13 10-Pin MSOP 13” MDP0043 EL8203IS 8-Pin SO - MDP0027 EL8203IS-T7 8-Pin SO 7” MDP0027 EL8203IS-T13 8-Pin SO 13” MDP0027 EL8403IS 14-Pin SO - MDP0027 EL8403IS-T7 14-Pin SO 7” MDP0027 EL8403IS-T13 14-Pin SO 13” MDP0027 EL8403IU 16-Pin QSOP - MDP0040 EL8403IU-T7 16-Pin QSOP 7” MDP0040 EL8403IU-T13 16-Pin QSOP 13” MDP0040 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2003. All Rights Reserved. Elantec is a registered trademark of Elantec Semiconductor, Inc. All other trademarks mentioned are the property of their respective owners. EL8202, EL8203, EL8403 Pinouts EL8203 EL8202 (8-PIN SO) (10-PIN MSOP) TOP VIEW TOP VIEW OUTA 1 8 VS+ INA+ 1 10 INA- - INA- 2 - 7 OUTB CEA 2 9 OUTA + + INA+ 3 6 INB- VS- 3 8 VS+ - + VS- 4 + 5 INB+ CEB 4 7 OUTB - INB+ 5 6 INB- EL8403 EL8403 (14-PIN SO) (16-PIN QSOP) TOP VIEW TOP VIEW OUTA 1 16 OUTD OUTA 1 14 OUTD AD INA- 2 15 IND- INA- 2 13 IND- -+ + - -+ + - INA+ 3 14 IND+ INA+ 3 12 IND+ VS+ 4 13 VS- VS+ 4 11 VS- INB+ 5 12 INC+ INB+ 5 10 INC+ -+ + - -+ + - INB- 6 11 INC- INB- 6 9 INC- BC OUTB 7 10 OUTC OUTB 7 8 OUTC NC 8 9 NC 2 EL8202, EL8203, EL8403 Absolute Maximum Ratings (T = 25°C) A Supply Voltage from V + to V - . . . . . . . . . . . . . . . . . . . . . . . . 5.5V Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Curves S S Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . V + +0.3V to V - -0.3V Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C S S Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2V Ambient Operating Temperature . . . . . . . . . . . . . . . .-40°C to +85°C Continuous Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . 40mA Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . +125°C CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: T = T = T J C A Electrical Specifications V + = 5V, V - = GND, T = 25°C, V = 2.5V, R to 2.5V, A = 1, Unless Otherwise Specified S S A CM L V PARAMETER DESCRIPTION CONDITIONS MIN TYP MAX UNIT INPUT CHARACTERISTICS V Offset Voltage -8 -0.8 +8 mV OS TCV Offset Voltage Temperature Coefficient Measured from T to T 3 µV/°C OS MIN MAX IB Input Bias Current V = 0V -9 -6 µA IN I Input Offset Current V = 0V 0.1 0.6 µA OS IN TCI Input Bias Current Temperature Measured from T to T 2 nA/°C OS MIN MAX Coefficient CMRR Common Mode Rejection Ratio V = -0.15V to +3.5V (EL8202,EL8203) 70 95 dB CM V = -0.15V to +3.5V (EL8403) 60 85 dB CM CMIR Common Mode Input Range V - - V + - V S S 0.15 1.5 R Input Resistance Common Mode 3.5 MΩ IN C Input Capacitance 0.5 pF IN AVOL Open Loop Gain V = +1.5V to +3.5V, R = 1kΩ to GND 75 90 dB OUT L V = +1.5V to +3.5V, R = 150Ω to GND 80 dB OUT L OUTPUT CHARACTERISTICS R Output Resistance A = +1 30 mΩ OUT V V Positive Output Voltage Swing R = 1kΩ 4.85 4.9 V OP L R = 150Ω 4.6 4.7 V L V Negative Output Voltage Swing R = 150Ω 100 150 mV ON L R = 1kΩ (EL8202,EL8203) 25 50 mV L R = 1kΩ (EL8403) 50 100 mV L I Linear Output Current 65 mA OUT I (source) Short Circuit Current R = 10Ω 60 80 mA SC L I (sink) Short Circuit Current R = 10Ω 120 150 mA SC L POWER SUPPLY PSRR Power Supply Rejection Ratio V + = 4.5V to 5.5V 70 95 dB S I Supply Current - Enabled (per amplifier) 5.6 6.2 mA S-ON I Supply Current - Disabled (per amplifier) 40 90 µA S-OFF ENABLE (EL8202 ONLY) t Enable Time 200 ns EN t Disable Time 25 ns DS V ENABLE Pin Voltage for Power-up 0.8 V IH-ENB V ENABLE Pin Voltage for Shut-down 2 V IL-ENB 3 EL8202, EL8203, EL8403 Electrical Specifications V + = 5V, V - = GND, T = 25°C, V = 2.5V, R to 2.5V, A = 1, Unless Otherwise Specified (Continued) S S A CM L V PARAMETER DESCRIPTION CONDITIONS MIN TYP MAX UNIT I ENABLE Pin Input Current High 8.6 µA IH-ENB I ENABLE Pin Input for Current Low 0.01 µA IL-ENB AC PERFORMANCE BW -3dB Bandwidth A = +1, R = 0Ω, C = 2.5pF 500 MHz V F L A = -1, R = 1kΩ, C = 2.5pF 140 MHz V F L A = +2, R = 1kΩ, C = 2.5pF 165 MHz V F L A = +10, R = 1kΩ, C = 2.5pF 18 MHz V F L BW ±0.1dB Bandwidth A = +1, R = 0Ω, C = 2.5pF 35 MHz V F L Peak Peaking A = +1, R = 1kΩ, C = 2.5pF 2 dB V L L GBWP Gain Bandwidth Product 200 MHz PM Phase Margin R = 1kΩ, C = 2.5pF 55 ° L L SR Slew Rate A = 2, R = 100Ω, V = 0.5V to 4.5V 500 600 V/µs V L OUT t Rise Time 2.5V , 20% - 80% 4 ns R STEP t Fall Time 2.5V , 20% - 80% 2 ns F STEP OS Overshoot 200mV step 10 % t Propagation Delay 200mV step 1 ns PD t 0.1% Settling Time 200mV step 15 ns S dG Differential Gain A = +2, R = 1kΩ, R = 150Ω 0.01 % V F L dP Differential Phase A = +2, R = 1kΩ, R = 150Ω 0.01 ° V F L e Input Noise Voltage f = 10kHz 12 nV/√Hz N i + Positive Input Noise Current f = 10kHz 1.7 pA/√Hz N i - Negative Input Noise Current f = 10kHz 1.3 pA/√Hz N e Channel Separation f = 100kHz 95 dB S Pin Descriptions EL8403 EL8403 EL8202 EL8203 (SO-14) (QSOP-16) NAME FUNCTION 1, 5 3, 5 3, 5, 10, 12 3,5,12,14 IN+ Non-inverting input for each channel 2, 4 CE Enable and disable input for each channel 3 4 11 13 VS- Negative power supply 6, 10 2, 6 2, 6, 9, 13 2,6,11,15 IN- Inverting input for each channel 7, 9 1, 7 1, 7, 8, 14 1,7,10,16 OUT Amplifier output for each channel 8 8 4 4 VS+ Positive power supply 4 EL8202, EL8203, EL8403 Typical Performance Curves 5 5 V =5V S 4 A =1 V R =1kΩ 3 3 L V =200mV OP-P C =2.5pF R =R =1kΩ R =R =2kΩ L F G F G 2 1 1 0 -1 -1 R =R =500Ω V =1V F G OP-P -2 V =5V S A =2 -3 -3 V V =2V OP-P R =1kΩ L -4 C =2.5pF L -5 -5 1M 10M 100M 1G 100K 1M 10M 100M 1G FREQUENCY (Hz) FREQUENCY (Hz) FIGURE 1. FREQUENCY RESPONSE FOR VARIOUS OUTPUT FIGURE 2. SMALL SIGNAL FREQUENCY RESPONSE VOLTAGE LEVELS vs R AND R F G 5 4 V =5V V =5V S S 4 C =2.5pF C =2.5pF L L 3 R =1kΩ R =1kΩ 2 L L A =1 V R =1kΩ F 2 A =-1 A =2 V V 1 0 0 A =-5 V -1 -2 A =5 V -2 -3 A =10 -4 A =-10 V V -4 -5 -6 1M 10M 100M 1G 100K 1M 10M 100M 1G FREQUENCY (Hz) FREQUENCY (Hz) FIGURE 3. SMALL SIGNAL FREQUENCY RESPONSE FOR FIGURE 4. SMALL SIGNAL FREQUENCY RESPONSE FOR VARIOUS NON-INVERTING GAINS VARIOUS INVERTING GAINS 5 11 V =5V V =5V S S 4 A =2 A =1 V V R =100Ω C =2.5pF 3 C =2.5pF L 9 L L R =R =1kΩ R =1kΩ F G L 2 R =500Ω 1 7 L 0 -1 5 R =1kΩ, L 150Ω -2 -3 3 R =500Ω L -4 -5 1 100K 1M 10M 100M 1G 1M 10M 100M 1G FREQUENCY (Hz) FREQUENCY (Hz) FIGURE 5. SMALL SIGNAL FREQUENCY RESPONSE FOR FIGURE 6. SMALL SIGNAL FREQUENCY RESPONSE vs VARIOUS NON-INVERTING GAINS VARIOUS R LOAD 5 GAIN (dB) GAIN (dB) NORMALIZED GAIN (dB) GAIN (dB) NORMALIZED GAIN (dB) NORMALIZED GAIN (dB) EL8202, EL8203, EL8403 Typical Performance Curves (Continued) 5 16 V =5V V =5V S S C =5.4pF 4 14 L A =1 A =2 V C =28.5pF V L R =1kΩ R =R =1kΩ 3 L 12 F G C =2.5pF L 3 10 C =20pF L 1 8 0 6 C =10pF C =1.5pF L L -1 4 -2 2 C =2.5pF -3 0 L -4 -2 -5 -4 1M 10M 100M 1G 100K 1M 10M 100M 1G FREQUENCY (Hz) FREQUENCY (Hz) FIGURE 7. SMALL SIGNAL FREQUENCY RESPONSE vs C FIGURE 8. SMALL SIGNAL FREQUENCY RESPONSE FOR L VARIOUS C L -10 110 405 V =5V R =1kΩ S L A =1 V R =1kΩ -30 70 315 L R =150Ω L -50 30 225 R =150Ω L -70 -10 135 R =1kΩ L -90 -50 45 -110 -90 -45 1K 10K 100K 1M 10M 100M 1G 1K 10K 100K 1M 10M 100M 1G FREQUENCY (Hz) FREQUENCY (Hz) FIGURE 10. DISABLED OUTPUT ISOLATION FREQUENCY FIGURE 9. OPEN LOOP GAIN AND PHASE vs FREQUENCY RESPONSE -10 600 R =1kΩ L 550 C =2.5pF L 500 -30 A =1 V 450 PSRR- 400 -50 350 -70 PSRR+ 300 250 A =2 200 V -90 150 100 -110 1K 10K 100K 1M 10M 100M 3 3.5 4 4.5 5 5.5 FREQUENCY (Hz) V (V) S FIGURE 11. POWER SUPPLY REJECTION FIGURE 12. SMALL SIGNAL BANDWIDTH vs RATIO vs FREQUENCY SUPPLY VOLTAGE 6 GAIN (dB) PSRR (dB) GAIN (dB) PHASE (°) BANDWIDTH (MHz) GAIN (dB) GAIN (dB) H 2 A =2 D @ V HD2@A =1 V H A =2 D3@ V HD3@A =1 V EL8202, EL8203, EL8403 Typical Performance Curves (Continued) 100 3.5 R =1kΩ L 3 C =1.5pF L A =1 V 10 2.5 2 1 1.5 1 0.1 A =2 V 0.5 0 0.01 10K 100K 1M 10M 100M 3 3.5 4 4.5 5 5.5 FREQUENCY (Hz) V (V) S FIGURE 14. SMALL SIGNAL PEAKING vs SUPPLY VOLTAGE FIGURE 13. OUPUT IMPEDANCE vs FREQUENCY 10 -15 8 -35 6 -55 4 -75 2 -95 0 -115 01 0.5 1.5 2 2.534 3.5 4.5 55.5 100K 1M 10M 100M V (V) FREQUENCY (Hz) S FIGURE 16. SUPPLY CURRENT vs SUPPLY VOLTAGE FIGURE 15. COMMON-MODE REJECTION RATIO vs (PER CHANNEL) FREQUENCY -60 -70 V =5V S R =1kΩ L -75 C =2.5pF L -70 A =2 V -80 -80 -85 V =5V S -90 f=5MHz -90 -95 HD3@1MHz V =1V for A =1 O P-P V V =2V for A =2 O P-P V -100 -100 15 2 34 100 1K 2K V (V) R (Ω) OP-P LOAD FIGURE 17. HARMONIC DISTORTION vs OUTPUT VOLTAGE FIGURE 18. HARMONIC DISTORTION vs LOAD RESISTANCE 7 HD2@10MHz HD2@5MHz HD3@10MHz HD3@5MHz HD2@1MHz DISTORTION (dBc) CMRR (dB) IMPEDANCE (Ω) DISTORTION (dBc) I (mA) PEAKING (dB) S EL8202, EL8203, EL8403 Typical Performance Curves (Continued) -50 1K V =5V S R =1kΩ L -60 C =2.5pF L V =1V for A =1 O P-P V V =2V for A =2 100 O P-P V -70 e N -80 10 I + I - N N -90 -100 1 14 100 10 100 1K 10K 100K 1M 10M FREQUENCY (MHz) FREQUENCY (Hz) FIGURE 19. HARMONIC DISTORTION vs FREQUENCY FIGURE 20. VOLTAGE AND CURRENT NOISE vs FREQUENCY 0 0 -10 -10 -20 -20 -30 -30 -40 -40 CH1<=>CH2 -50 -50 CH1<=>CH2 -60 -60 CH1<=>CH4 -70 -70 CH2<=>CH3 -80 -80 CH1<=>CH3 -90 CH2<=>CH4 -90 -100 -100 100K 1M 10M 100M 1G 100K 1M 10M 100M 1G FREQUENCY (Hz) FREQUENCY (Hz) FIGURE 22. CHANNEL SEPARATION vs FREQUENCY FIGURE 21. CHANNEL SEPARATION vs FREQUENCY (EL8202 (EL8403) AND EL8203) V =5V, A =1, R =1kΩ to 2.5V, C =5pF S V L L V =5V, A =1, R =1kΩ TO 2.5V, C =5pF S V L L 3.5 3.5 2.5 2.5 1.5 1.5 2ns/DIV 2ns/DIV FIGURE 24. LARGE SIGNAL TRANSIENT FIGURE 23. LARGE SIGNAL TRANSIENT RESPONSE - FALLING RESPONSE - RISING 8 HD3@A =2 V 2 HD @A =1 V HD2@A =2 V HD3@A =1 V CHANNEL SEPARATION (dB) DISTORTION (dBc) VOLTAGE NOISE (nV/√Hz) CHANNEL SEPARATION (dB) CURRENT NOISE (pA/√Hz), SO14 θ =120°C/W JA θ =158°C/W JA EL8202, EL8203, EL8403 Typical Performance Curves (Continued) V =5V, A =1, R =1kΩ TO 2.5V, C = 2.5pF S V L L V =5V, A =5, R =1kΩ TO 2.5V S V L V IN 2.6 5 2.5 2.4 2.5 V OUT 2.6 2.5 0 2.4 10ns/DIV 2µs/DIV FIGURE 25. SMALL SIGNAL TRANSIENT REPONSE FIGURE 26. OUTPUT SWING V =5V, A =5, R =1kΩ TO 2.5V S V L CH1 ENABLE 5 INPUT 2.5 CH2 V OUT 0 CH1, CH2, 1V/DIV, M=100ns 2µs/DIV FIGURE 28. ENABLED RESPONSES (EL8202) FIGURE 27. OUTPUT SWING JEDEC JESD51-3 LOW EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD 1 833mW 0.9 0.8 ENABLE 0.7 625mW INPUT CH1 0.6 633mW SO8 0.5 θ =160°C/W JA 486mW 0.4 0.3 MSOP10 QSOP16 CH2 V θ =206°C/W 0.2 JA OUT 0.1 0 0 25 50 75 85 100 125 150 CH1, CH2, 0.5V/DIV, M=20ns AMBIENT TEMPERATURE (°C) FIGURE 30. PACKAGE POWER DISSIPATION vs AMBIENT FIGURE 29. DISABLED RESPONSE (EL8202) TEMPERATURE 9 POWER DISSIPATION (W) SO14 θ =88°C/W JA EL8202, EL8203, EL8403 Typical Performance Curves (Continued) JEDEC JESD51-7 HIGH EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD 1.4 1.136W 1.2 1 909mW 0.8 893mW 0.6 870mW SO8 MSOP10 θ =110°C/W JA 0.4 θ =115°C/W JA QSOP16 0.2 θ =112°C/W JA 0 0 25 50 75 85 100 125 150 AMBIENT TEMPERATURE (°C) FIGURE 31. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE Simplified Schematic Diagram V S+ I I R R R 1 2 6 7 8 Q V Q 5 BIAS1 7 Q 6 R 3 R R 1 2 DIFFERENTIAL TO SINGLE ENDED Q Q IN+ IN- 1 2 OUT DRIVE GENERATOR V BIAS2 Q 4 Q 3 Q 8 R R R 4 5 9 V S- Input, Output and Supply Voltage Range Description of Operation and Application The EL8202, EL8203 and EL8403 have been designed to Information operate with a single supply voltage from 3V to 5.0V. Split Product Description supplies can also be used as long as their total voltage is The EL8202, EL8203 and EL8403 are wide bandwidth, within 3V to 5.0V. The amplifiers have an input common single supply, low power and rail-to-rail output voltage mode voltage range from 0.15V below the negative supply feedback operational amplifiers. The amplifiers are internally (V - pin) to within 1.5V of the positive supply (V + pin). If the S S compensated for closed loop gain of +1 of greater. input signal is outside the above specified range, it will cause Connected in voltage follower mode and driving a 1kΩ load, the output signal to be distorted. the EL8202, EL8203 and EL8403 have a -3dB bandwidth of The output of the EL8202, EL8203 and EL8403 can swing 500MHz. Driving a 150Ω load, the bandwidth is about rail to rail. As the load resistance becomes lower, the ability 350MHz while maintaining a 600V/us slew rate. The EL8202 to drive close to each rail is reduced. For the load resistor is available with a power down pin to reduce power to 30µA 1kΩ, the output swing is about 4.9V at a 5V supply. For the typically while the amplifier is disabled. load resistor 150Ω, the output swing is about 4.6V. 10 POWER DISSIPATION (W) EL8202, EL8203, EL8403 allow extensive capacitive drive. However, other applications Choice of Feedback Resistor and Gain Bandwidth may have high capacitive loads without a back-termination Product resistor. Again, a small series resistor at the output can help For applications that require a gain of +1, no feedback to reduce peaking. resistor is required. Just short the output pin to the inverting input pin. For gains greater than +1, the feedback resistor Disable/Power-Down forms a pole with the parasitic capacitance at the inverting The EL8202 can be disabled and placed its output in a high input. As this pole becomes smaller, the amplifier’s phase impedance state. The turn off time is about 25ns and the turn margin is reduced. This causes ringing in the time domain on time is about 200ns. When disabled, the amplifier’s and peaking in the frequency domain. Therefore, R has F supply current is reduced to 40µA typically, thereby some maximum value that should not be exceeded for effectively eliminating the power consumption. The optimum performance. If a large value of R must be used, a F amplifier’s power down can be controlled by standard TTL or small capacitor in the few pF range in parallel with R can F CMOS signal levels at the ENABLE pin. The applied logic help to reduce the ringing and peaking at the expense of signal is relative to V - pin. Letting the ENABLE pin float or S reducing the bandwidth. applying a signal that is less than 0.8V above V - will enable S As far as the output stage of the amplifier is concerned, the the amplifier. The amplifier will be disabled when the signal output stage is also a gain stage with the load. R and R at ENABLE pin is 2V above V -. F G S appear in parallel with R for gains other than +1. As this L Output Drive Capability combination gets smaller, the bandwidth falls off. The EL8202, EL8203 and EL8403 do not have internal short Consequently, R also has a minimum value that should not F circuit protection circuitry. They have a typical short circuit be exceeded for optimum performance. For gain of +1, R =0 F current of 80mA sourcing and 150mA sinking for the output is optimum. For the gains other than +1, optimum response is connected to half way between the rails with a 10Ω is obtained with R between 300Ω to 1kΩ. F resistor. If the output is shorted indefinitely, the power The EL8202, EL8203 and EL8403 have a gain bandwidth dissipation could easily increase such that the part will be product of 200MHz. For gains ≥5, its bandwidth can be destroyed. Maximum reliability is maintained if the output predicted by the following equation: current never exceeds ±40mA. This limit is set by the design of the internal metal interconnections. Gain × BW = 200MHz Power Dissipation Video Performance With the high output drive capability of the EL8202, EL8203 For good video performance, an amplifier is required to and EL8403. It is possible to exceed the 125°C absolute maintain the same output impedance and the same maximum junction temperature under certain load current frequency response as DC levels are changed at the output. conditions. Therefore, it is important to calculate the This is especially difficult when driving a standard video load maximum junction temperature for the application to of 150Ω, because the change in output current with DC level. determine if the load conditions or package types need to be Special circuitry has been incorporated in the EL8202, modified for the amplifier to remain in the safe operating EL8203 and EL8403 to reduce the variation of the output area. impedance with the current output. This results in dG and dP specifications of 0.01% and 0.01°, while driving 150Ω at a The maximum power dissipation allowed in a package is gain of 2. Driving high impedance loads would give a similar determined according to: or better dG and dP performance. T – T JMAX AMAX PD = --------------------------------------------- MAX Driving Capacitive Loads and Cables θ JA The EL8202, EL8203 and EL8403 can drive 5pF loads in parallel with 1kΩ with less than 5dB of peaking at gain of +1. Where: If less peaking is desired in applications, a small series T = Maximum junction temperature JMAX resistor (usually between 5Ω to 50Ω) can be placed in series with the output to eliminate most peaking. However, this will T = Maximum ambient temperature AMAX reduce the gain slightly. If the gain setting is greater than 1, θ = Thermal resistance of the package JA the gain resistor R can then be chosen to make up for any G gain loss which may be created by the additional series The maximum power dissipation actually produced by an IC resistor at the output. is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the load, or: When used as a cable driver, double termination is always recommended for reflection-free performance. For those For sourcing: applications, a back-termination series resistor at the amplifier’s output will isolate the amplifier from the cable and 11 EL8202, EL8203, EL8403 as well as the output signal with the negative going sync V OUTi ----------------- PD = V × I + Σ() V – V × pulse removed. MAX S SMAX S OUTi R Li For sinking: 5V 75Ω V - PD = V × I + Σ() V – V × I S+ V + IN MAX S SMAX OUTi S LOADi V OUT - V 75Ω S- Where: 75Ω V = Total supply voltage 1K S 1K I = Maximum quiescent supply current SMAX V = Maximum output voltage of the application for OUTi FIGURE 32. SYNC PULSE REMOVER each channel R = Load resistance tied to ground for each LOADi channel I = Load current for each channel LOADi 1V By setting the two PD equations equal to each other, we 0.5V MAX V IN can solve the output current and R to avoid the device LOADi 0V overheat. 1V Power Supply Bypassing and Printed Circuit 0.5V V OUT Board Layout 0V As with any high frequency device, a good printed circuit board layout is necessary for optimum performance. Lead lengths should be as short as possible. The power supply M = 10µs/DIV pin must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the V - pin is FIGURE 33. VIDEO SIGNAL S connected to the ground plane, a single 4.7µF tantalum MULTIPLEXER capacitor in parallel with a 0.1µF ceramic capacitor from V + S to GND will suffice. This same capacitor combination should Besides the normal power down usage, the ENABLE pin of be placed at each supply pin to ground if split supplies are to the EL8202 can be used for multiplexing applications. Figure be used. In this case, the V - pin becomes the negative 34 shows two EL8202 with the outputs tied together, driving S supply rail. a back terminated 75Ω video load. A 2V 2MHz sine wave P-P is applied to Amp A and a 1V 2MHz sine wave is applied P-P For good AC performance, parasitic capacitance should be to Amp B. Figure 33 shows the ENABLE signal and the kept to a minimum. Use of wire wound resistors should be resulting output waveform at V . Observe the break- OUT avoided because of their additional series inductance. Use before-make operation of the multiplexing. Amp A is on and of sockets should also be avoided if possible. Sockets add V is passed through to the output when the ENABLE IN1 parasitic inductance and capacitance that can result in signal is low and turns off in about 25ns when the ENABLE compromised performance. Minimizing parasitic capacitance signal is high. About 200ns later, Amp B turns on and V is IN2 at the amplifier’s inverting input pin is very important. The passed through to the output. The break-before-make feedback resistor should be placed very close to the operation ensures that more than one amplifier isn’t trying to inverting input pin. Strip line design techniques are drive the bus at the same time. recommended for the signal traces. Typical Applications VIDEO SYNC PULSE REMOVER Many CMOS analog to digital converters have a parasitic latch up problem when subjected to negative input voltage levels. Since the sync tip contains no useful video information and it is a negative going pulse, we can chop it off. Figure 32 shows a gain of 2 connections. Figure 33 shows the complete input video signal applied at the input, 12 EL8202, EL8203, EL8403 +2.5V 5V 2MHz + B 1V - P-P 75Ω C R 1 1 -2.5V C R 3 3 V 47µF 10K IN 470µF V 75Ω OUT + - 1K 75Ω V OUT R R T 2 1K 75Ω 10K +2.5V 75Ω 2MHz 75Ω + A R R F G 2V - P-P 1kΩ 1kΩ 75Ω -2.5V C 2 220µF 1K 1K FIGURE 36. 5V SINGLE SUPPLY NON INVERTING VIDEO LINE DRIVER ENABLE R F FIGURE 34. TWO TO ONE MULTIPLEXER 1kΩ C 1 R G 5V C R 3 3 V 47µF 500Ω IN 470µF 75Ω V OUT - 0V + 5V R T -0.5V 75Ω R 1 ENABLE -1.5V 75Ω 10K -2.5V R C 2 2 1V 10K 220µF 0V -1V FIGURE 37. SINGLE SUPPLY INVERTING VIDEO LINE DRIVER B A 4 M = 50ns/DIV 3 FIGURE 35. 2 1 SINGLE SUPPLY VIDEO LINE DRIVER 0 A = 2 V The EL8202, EL8203 and EL8403 are wideband rail-to-rail -1 output op amplifiers with large output current, excellent dG, -2 A = -2 V dP, and low distortion that allow them to drive video signals -3 in low supply applications. Figure 36 is the single supply -4 non-inverting video line driver configuration and Figure 37 is -5 the inverting video ling driver configuration. The signal is AC -6 100K 1M 10M 100M 500M coupled by C . R and R are used to level shift the input 1 1 2 FREQUENCY (Hz) and output to provide the largest output swing. R and R F G FIGURE 38. VIDEO LINE DRIVER FREQUENCY RESPONSE set the AC gain. C isolates the virtual ground potential. R 2 T and R are the termination resistors for the line. C , C and 3 1 2 C are selected big enough to minimize the droop of the 3 luminance signal. 13 NORMALIZED GAIN (dB) EL8202, EL8203, EL8403 SO Package Outline Drawing 14 EL8202, EL8203, EL8403 MSOP Package Outline Drawing 15 EL8202, EL8203, EL8403 QSOP Package Outline Drawing NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at http://www.intersil.com/design/packages/index.asp All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 16