



VIA C3-M

Mobile Processor

Datasheet

Revision 1.18
September 23, 2004

VIA TECHNOLOGIES, INC.

This is **Version 1.18** of the VIA C3-M Processor Datasheet.

© **2004 VIA Technologies, Inc** All Rights Reserved.

VIA reserves the right to make changes in its products without notice in order to improve design or performance characteristics.

This publication neither states nor implies any representations or warranties of any kind, including but not limited to any implied warranty of merchantability or fitness for a particular purpose. No license, express or implied, to any intellectual property rights is granted by this document.

VIA makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication or the information contained herein, and reserves the right to make changes at any time, without notice. VIA disclaims responsibility for any consequences resulting from the use of the information included herein.

Cyrix and VIA C3 are trademarks of VIA Technologies, Inc.

CentaurHauls is a trademark of Centaur Technology Corporation.

AMD, AMD K6, and Athlon are trademarks of Advanced Micro Devices, Inc.

Microsoft and Windows are registered trademarks of Microsoft Corporation.

Intel, Pentium, Celeron, and MMX are registered trademarks of Intel Corporation.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

LIFE SUPPORT POLICY

VIA processor products are not authorized for use as components in life support or other medical devices or systems (hereinafter life support devices) unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of VIA.

- 1. Life support devices are devices which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.**
- 2. This policy covers any component of a life support device or system whose failure to perform can cause the failure of the life support device or system, or to affect its safety or effectiveness.**

Revision History

Document Release	Date	Revision	Initials
1.0	1/8/04	Initial external release	CJH
1.1	2/2/04	Updated top marking	EY
1.11	2/5/04	Added figure 5-4, table 5-4 Updated table 4-12	JW
1.12	2/17/04	Changed description of DVIDEN in table 3-2	JW
1.13	3/25/04	Updated image on page 55	JW
1.14	6/4/04	Added 200 MHz FSB processor information Updated table 5-3	JW
1.15	6/17/04	Added 200 MHz System Bus Clock tables to Electrical Specifications.	JW
1.16	7/13/04	Updated top markings	JW
1.17	7/30/04	Updated POWERGOOD information in figure 4-5, 4-6 and table 3-2 Updated figure 5-2	JW
1.18	9/23/04	Updated top marking diagrams Changed "Antaur-M" to "C3-M"	JW

This page is intentionally left blank.

Table of Contents

INTRODUCTION.....	7
1.1 DATASHEET OUTLINE	7
1.2 BASIC FEATURES	7
1.3 PROCESSOR VERSIONS	8
1.4 COMPATIBILITY	9
PROGRAMMING INTERFACE.....	11
2.1 GENERAL.....	11
2.2 ADDITIONAL FUNCTIONS	12
2.3 MACHINE-SPECIFIC FUNCTIONS.....	13
2.4 OMITTED FUNCTIONS	19
HARDWARE INTERFACE.....	21
3.1 BUS INTERFACE.....	21
3.2 BALL DESCRIPTION	23
3.3 POWER MANAGEMENT.....	26
3.4 POWERSAVER	27
3.5 TEST & DEBUG.....	27
ELECTRICAL SPECIFICATIONS.....	29
4.1 AC TIMING TABLES	29
4.2 DC SPECIFICATIONS.....	40
MECHANICAL SPECIFICATIONS	45
5.1 EBGA PACKAGE.....	45
THERMAL SPECIFICATIONS.....	61
6.1 INTRODUCTION.....	61
6.2 TYPICAL ENVIRONMENTS	61
6.3 MEASURING T_C	61
6.4 MEASURING T_J	62
6.5 ESTIMATING T_C	62
MACHINE SPECIFIC REGISTERS	63
7.1 GENERAL.....	63
7.2 CATEGORY 1 MSRS	65
7.3 CATEGORY 2 MSRS	68

List of Figures

Figure 3-1: Power Management State Diagram	26
Figure 4-1. BCLK Generic Clock Timing Waveform	34
Figure 4-2. Valid Delay Timings	34
Figure 4-3. Setup and Hold Timings	35
Figure 4-4. Cold/Warm Reset and Configuration Timings	35
Figure 4-5. Power-on Sequence and Reset Timings	36
Figure 4-6. Power Down Sequencing and Timings (VCC Leading)	37
Figure 4-7. Power Down Sequencing and Timings (VTT Leading)	38
Figure 4-8. Stop Grant /Sleep Timing (BCLK Stopping Method)	39
Figure 4-9. Stop Grant/Sleep Timing (SLP# Assertion Method)	39
Figure 5-1 EBGA Ballout (Bottom View)	46
Figure 5-2. EBGA Dimensions	57
Figure 5-3. C3-M Top Marking Diagram	58
Figure 5-4. C3-M LV Top Marking Diagram	59

List of Tables

Table 2-1. CPUID Return Values (EAX = 0)	13
Table 2-2. CPUID Feature Flag Values (EAX = 1)	14
Table 2-3. Extended CPUID Functions	15
Table 2-4. L1 Cache & TLB Configuration Encoding	16
Table 2-5. L2 Cache Configuration Encoding	16
Table 2-6. Centaur Extended CPUID Instruction Functions	17
Table 2-7. Centaur Extended CPUID Feature Flag Values	17
Table 2-8. CR4 Bits	18
Table 3-1. Core Voltage Settings	22
Table 3-2. Ball Descriptions	23
Table 3-3. Clock Ratio	25
Table 4-1. System Bus Clock AC Specifications (133 MHz) ¹	29
Table 4-2. System Bus Clock AC Specifications (100 MHz) ¹	30
Table 4-3. Bus Signal Groups AC Specifications ^{1,8}	30
Table 4-4. System Bus Clock AC Specifications (200 MHz)	31
Table 4-5. Bus Signal Groups AC Specifications (200 MHz)	31
Table 4-6. CMOS and Open-drain Signal GROUPS AC Specifications ^{1,2}	32
Table 4-7. Reset Configuration AC Specifications and Power On/Power Down Timings	32
Table 4-8. APIC Bus Signal AC Specifications ¹	33
Table 4-9. StopGrant/Deep Sleep AC Specifications ^{1,3,4}	33
Table 4-10. Recommended Operating Conditions	40
Table 4-11. Maximum Ratings	41
Table 4-12. DC Characteristics	42
Table 4-13. CMOS DC Characteristics	42
Table 4-14. Thermal Design Power Information	43
Table 4-15. VTT-I/O Power Consumption	44
Table 5-1. Signal Listing in Order by Signal Name	47
Table 5-2. Signal Listing in Order by Ball Number	52
Table 5-3. C3-M Top Marking Specifications	58
Table 5-4. C3-M LV Top Marking Specifications	59
Table 7-1. Category 1 MSRs	63
Table 7-2. Category 2 MSRs	65
Table 7-3. Bus Clock Frequency Ratio	66
Table 7-4. FCR Bit Assignments	69

SECTION

1**INTRODUCTION**

The VIA C3-M processor is based on a unique internal architecture and is manufactured using an advanced 0.13 μ CMOS technology. This architecture and process technology provide a highly compatible, high-performance, low-cost, and low-power consumption solution for mobile computing markets. The VIA C3-M processor is available at several operating frequencies.

When considered individually, the compatibility, function, performance, cost, and power dissipation of the VIA C3-M processor family are all very competitive. When considered as a whole, the VIA C3-M processor family offers a breakthrough level of *value*.

1.1 DATASHEET OUTLINE

The intent of this datasheet is to make it easy for a direct user—a board designer, a system designer, or a BIOS developer—to use the VIA C3-M processor.

Section 1 of the datasheet summarizes the key features of the VIA C3-M processor. Section 2. specifies the primary programming interface Section 3. does the same for the bus interface. Sections 4, 5, and 6 specify the classical datasheet topics of AC timings, ballouts, and mechanical specifications.

Section 7 documents the VIA C3-M processor machine specific registers (MSRs).

1.2 BASIC FEATURES

With its very low power dissipation, the VIA C3-M processor is ideally suited for mobile applications. All versions share the following common features (except as noted):

- World's fastest AES encryption using the Advanced Cryptography Engine (ACE)
- PowerSaver provides multiple CPU performance states for enhanced battery life
- Software-compatible with thousands of x86 software applications available

- MMX-compatible instructions
- SSE-compatible instructions
- Two large (64-KB each, 2-way) Level 1 caches
- 64-KB Level 2 victim cache (16-way)
- Two large TLBs (128 entries each, 8-way)
- Branch Target Address Cache with 1k entries each identifying 2 branches
- Unique and sophisticated branch prediction mechanisms
- Bus speeds up to 200 MHz
- Extremely low power dissipation
- Very small die-47 mm² in TSMC 0.13μ technology
- Enhance Ball Grid Array Package (368 balls)

1.3 PROCESSOR VERSIONS

Typically, there are five specification parameters that characterize different versions of a processor family: package, voltage, maximum case temperature, external bus speed, and internal MHz.

The VIA C3-M processor family is delivered in an EPGA package. The initial processor core voltage is defined by VID pins. After powerup, PowerSaver can dynamically adjust the processor core voltage.

The internal operating frequency (MHz) of a particular VIA C3-M processor is defined by two parameters: the specified external bus speed and the internal bus-clock multiplier. VIA C3-M processors operate the bus at 200 MHz or lower.

The bus-clock multiplier is also initially configured by motherboard strapping options. PowerSaver allows the dynamic adjustment of the processor's operating frequency. Several different clock-multiplier versions are currently offered.

- The VIA C3-M processor is initially available at these speed grades:
 - 1.40 GHz (7.0 x 200-MHz bus)
 - 1.40 GHz (10.5 x 133-MHz bus)
 - 1.30 GHz (6.5 x 200-MHz bus)
 - 1.33 GHz (10.0 x 133-MHz bus)
 - 1.20 GHz (6.0 x 200-MHz bus)
 - 1.20 GHz (9.0 x 133-MHz bus)
 - 1.13 GHz (8.5 x 133-MHz bus)
 - 1.00 GHz (7.5 x 133-MHz bus)
 - LV 1.00 GHz (7.5x133-MHz bus)
- Future versions of the VIA C3-M processor may provide other speed grades, bus speed combinations and different core voltages.

More information on these topics is included in Sections 4, 5, and 6 of this datasheet.

1.4 COMPATIBILITY

A VIA C3-M processor has a unique footprint. Experienced system designers will find the bus protocol and electrical characteristics familiar to prior Eden processors. Currently, BIOS support for the VIA C3-M processor is available from Award, AMI, Phoenix, and Insyde.

The VIA C3-M processor integrates termination of bus signals. Physical and bus compatibility is covered in more detail in Section 4 of this datasheet.

The VIA C3-M processor supports SSE instructions for better video, audio, and faster 3D graphics. Other software functions are provided and are identified to software with the CPUID instruction. The VIA C3-M processor carefully follows the protocol for defining the availability of these optional features. Both the additional and omitted optional features are covered in more detail in Section 2 of this datasheet.

To verify compatibility of the VIA C3-M processor with real PC applications and hardware, VIA has performed extensive testing of boards and peripherals, thousands of software applications, and over forty operating systems.

This page is intentionally left blank.

SECTION

2**PROGRAMMING INTERFACE****2.1 GENERAL**

The VIA C3-M processor's functions include:

- All basic x86 instructions, registers, and functions
- All floating-point (numeric processor) instructions, registers and functions
- All basic operating modes: real mode, protect mode, virtual-8086 mode
- System Management Interrupt (SMI) and the associated System Management Mode (SMM)
- All interrupt and exception functions
- All debug functions (including the new I/O breakpoint function)
- All input/output functions
- All tasking functions (TSS, task switch, etc.)
- Processor initialization behavior
- Page Global Enable feature
- MMX™ instructions
- SSE instructions
- PAT (Page Attribute Table)
- VME (Virtual Mode Enhancements)
- SYSENTER/SYSEXIT functions

However, there are some software differences between the VIA C3-M processor and the Intel Celeron processor. These differences fall into three groups:

- **Implementation-specific differences.** Examples are cache and TLB testing features, and performance monitoring features that expose the internal implementation features. These types of functions are incompatible among *all* different x86 implementations.
- **Omitted functions.** Some Intel Celeron processor functions are not provided on the VIA C3-M processor because they are not used or are not needed in the targeted PC systems. Examples are some specific bus functions such as functional redundancy checking and performance monitoring. Other examples are architectural extensions such as support for Physical Address Extensions, and JTAG boundary scan.

These types of differences are similar to those among various versions of the processors. The CPUID instruction is used by system software to determine whether these features are supported.

- **Low-level behavioral differences.** A few low-level VIA C3-M processor functions are different from Intel Celeron because the results are (1) documented in the documentation as *undefined*, and (2) known to be different for different x86 implementations. That is, compatibility with the Intel Celeron processor for these functions is clearly not needed for software compatibility (or they would not be different across different implementations).

This chapter summarizes the first three types of differences: additional functions, implementation-specific functions, and omitted functions. Section 7 contains more details on machine-specific functions.

2.2 ADDITIONAL FUNCTIONS

The VIA C3-M processor includes a suite of security technologies called Padlock. One Padlock feature is called the Advanced Cryptography Engine (ACE) and provides a high performance implementation of the Advanced Encryption Standard (AES), as specified by the US Government. VIA C3-M processors also extend Padlock by including two separate Random Number Generators.

Advanced Cryptography Engine: ACE

Padlock's Advanced Cryptography Engine provides the world's fastest AES encryption implementation. Wherever AES software encryption implementations are used today, it can be optimized for ACE with minimal effort. World class AES performance is a user-level instruction away as only one opcode handles encrypt and decrypt functions. See the Padlock ACE programming guide for further details.

Random Number Generator: RNG

VIA C3-M processors incorporate two random number generators on the processors die for a fast source of entropy. See the Padlock RNG programming guide for further details.

2.3 MACHINE-SPECIFIC FUNCTIONS

2.3.1 GENERAL

All x86 processor implementations provide a variety of *machine-specific functions*. Examples are cache and TLB testing features and performance monitoring features that expose the internal implementation features.

This section describes the VIA C3-M processor machine-specific functions that are most likely used by software, and compares them to related processors where applicable. Section 7 describes these machine-specific registers (*MSRs*).

This section covers those features of Intel Pentium-compatible processors that are used to commonly identify and control processor features. All Pentium-compatible processors have the same mechanisms, but the bit-specific data values often differ.

2.3.2 STANDARD CPUID INSTRUCTION FUNCTIONS

The CPUID instruction is available on all contemporary x86 processors. The CPUID instruction has two standard functions requested via the EAX register. The first function returns a vendor identification string in registers EBX, ECX, and EDX. The second CPUID function returns an assortment of bits in EAX and EDX that identify the chip version and describe the specific features available. See the following table.

Table 2-1. CPUID Return Values (EAX = 0)

EAX	TITLE	OUTPUT
0	Largest Function Input Value	EAX=1 EBX,ECX,EDX="CentaurHauls"
1	Processor Signature and Feature Flags	EAX[3:0]=Stepping ID EAX[7:4]=Model ID EAX[11:8]=Model ID EAX[13:12]=Type ID EBX,ECX=Reserved EDX=Feature Flags (see Table 2-2)

The specific feature flag details in EDX when EAX == 1 are listed in [Table 2-2](#).

Table 2-2. CPUID Feature Flag Values (EAX = 1)

EDX BITS – MEANING	VIA C3-M	NOTES
0 – FPU present	1	
1 - Virtual Mode Extension	1	
2 - Debugging Extensions	1	
3 - Page Size Extensions (4MB)	1	
4 – Time Stamp Counter (TSC) supported	1	
5 - Model Specific Registers present	1	
6 - Physical Address Extension	0	
7 - Machine Check Exception	0	
8 - CMPXCHG8B instruction	1	1
9 – APIC supported	1	
10- Reserved		
11- Fast System Call	1	
12- Memory Range Registers	1	
13 - PTE Global Bit supported	1/0	2
14- Machine Check Architecture supported	0	
15- Conditional Move supported	1	
16- Page Attribute Table	1	
17- 36-bit Page Size Extension	0	
18- Processor serial number	0	
22:19 - Reserved		
23- MMX supported	1	
24- FXSR	1	
25- Streaming SIMD Extension supported	1	
31:26 - Reserved		

Notes On CPUID Feature Flags:

General: an “x/y” entry means that the default setting of this bit is x but the bit (and the underlying function) can be set to y using the FCR MSR.

1. The CMPXCHG8B instruction is provided and always enabled, however, it can be disabled in the corresponding CPUID function bit 8 to avoid a bug in an early version of Windows NT. However, this default can be changed via bit 1 in the FCR MSR.
2. The VIA C3-M processor’s support for Page Global Enable can be enabled or disabled by a bit in the FCR. The CPUID bit reports the current setting of this enable control.

2.3.3 EXTENDED CPUID INSTRUCTION FUNCTIONS

The VIA C3-M processor supports extended CPUID functions. These functions provide additional information about the VIA C3-M processor. Extended CPUID functions are requested by executing CPUID with EAX set to any value in the range 0x80000000 through 0x80000006.

The following table summarizes the extended CUID functions.

Table 2-3. Extended CUID Functions

EAX	TITLE	OUTPUT
80000000	Largest Extended Function Input Value	EAX=80000006 EBX,ECX,EDX=Reserved
80000001	Processor Signature and Feature Flags	EAX=Processor Signature EBX,ECX=Reserved EDX=Extended Feature Flags
80000002	Processor Name String	EAX,EBX,ECX,EDX
80000003	Processor Name String	EAX,EBX,ECX,EDX
80000004	Processor Name String	EAX,EBX,ECX,EDX
80000005	TLB and L1 Cache Information	EAX = Reserved EBX = TLB Information ECX = L1 Data Cache Information EDX = L1 Instruction Cache Information
80000006	L2 Cache Information	EAX, EBX, EDX = Reserved ECX = L2 Cache Information

Largest Extended Function Input Value (EAX==0x80000000)

Returns 0x80000006 in EAX, the largest extended function input value.

Processor Signature and Feature Flags (EAX==0x80000001)

Returns processor version information in EAX.

Processor Name String (EAX==0x80000002–0x80000004)

Returns the name of the processor, suitable for BIOS to display on the screen (ASCII). The string can be up to 48 characters in length. If the string is shorter, the rightmost characters are padded with zero. The leftmost characters go in EAX, then EBX, ECX, and EDX. The leftmost character goes in least significant byte (little endian).

For example, the string “VIA Nehemiah” would be returned by extended function EAX=0x80000002 as follows:

```

EAX = 0x20414956
EBX = 0x6568654E
ECX = 0x6861696D
EDX = 0x00000000
  
```

Since the string is less than 17 bytes, the extended functions EAX=0x80000003 and EAX=0x80000004 return zero in EAX, EBX, ECX, and EDX.

L1 Cache Information (EAX == 0x80000005)

Returns information about the implementation of the TLBs and caches:

Table 2-4. L1 Cache & TLB Configuration Encoding

REGISTER	DESCRIPTION	VALUE
EAX	Reserved	
EBX	TLB Information	
EBX[31:24]	D-TLB associativity	8
EBX[23:16]	D-TLB # entries	128
EBX[15: 8]	I-TLB associativity	8
EBX[7: 0]	I-TLB # entries	128
ECX	L1 Data Cache Information	
ECX[31:24]	Size (Kbytes)	64
ECX[23:16]	Associativity	2
ECX[15: 8]	Lines per Tag	1
ECX[7: 0]	Line Size (bytes)	32
EDX	L1 Instruction Cache Information	
EDX[31:24]	Size (Kbytes)	64
EDX[23:16]	Associativity	2
EDX[15: 8]	Lines per Tag	1
EDX[7: 0]	Line Size (bytes)	32

Notes On CPUID L1 Cache Associativity:

Stepping 8 has an erratum that will inadvertently report 4-way L1 caches instead of the proper 2-way L1 caches. The erratum is fixed in future steppings.

L2 Cache Information (EAX == 0x80000006)

Returns information about the implementation of the L2 cache:

Table 2-5. L2 Cache Configuration Encoding

REGISTER	DESCRIPTION	VALUE
EAX, EBX, EDX	Reserved	
ECX	L2 Data Cache Information	
ECX[31:16]	Size (Kbytes)	64
ECX[15:12]	Associativity	16
ECX[11: 8]	Lines per Tag	1
ECX[7: 0]	Line Size (bytes)	32

2.3.4 CENTAUR EXTENDED CPUID INSTRUCTION FUNCTIONS

The VIA C3-M processor supports special CPUID functions. These functions provide additional information about the VIA C3-M processor. Centaur CPUID functions are requested by executing CPUID with EAX set to 0xC0000000 or 0xC0000001.

Table 2-6. Centaur Extended CPUID Instruction Functions

EAX INPUT	TITLE	OUTPUT
0xC0000000	Largest Centaur Extended Function Input Value	EAX=0xC0000001
0xC0000001	Centaur Extended Feature Flags	EDX=Centaur Extended Feature Flags EAX,EBX,ECX=Reserved

Table 2-7. Centaur Extended CPUID Feature Flag Values

EDX BIT	VALUE
0	EDX[0]=0 Alternate Instruction Set (AIS) not supported EDX[0]=1 Alternate Instruction Set (AIS) supported
1	EDX[1]=0 AIS Disabled EDX[1]=1 AIS Enabled
2	EDX[2]=0 Random Number Generator (RNG) Present EDX[2]=1 Random Number Generator (RNG) Not Present
3	EDX[3]=0 RNG Disabled EDX[3]=1 RNG Enabled
4	EDX[4]=0 Longhaul MSR 0x110A not available EDX[4]=1 Longhaul MSR 0x110A available
5	Reserved
6	EDX[6]=0 Advanced Cryptography Engine (ACE) Present EDX[6]=1 Advanced Cryptography Engine (ACE) Not Present
7	EDX[6]=0 ACE Disabled EDX[6]=1 ACE Enabled
31:8	Reserved

2.3.5 PROCESSOR IDENTIFICATION

The VIA C3-M processor provides several machine-specific features. These features are identified by the standard CPUID function EAX=1. Other machine-specific features are controlled by MSRs. Some of these features are not backward-compatible with the predecessors in the VIA processor family.

System software must not assume that all future processors in the VIA processor family will implement all of the same machine-specific features, or even that these features will be implemented in a backward-compatible manner. In order to determine if the processor supports particular machine-specific features, system software should follow the following procedure.

Identify the processor as a member of the VIA processor family by checking for a Vendor Identification String of “CentaurHauls” using CPUID with EAX=0. Once this has been verified, system software must determine the processor version in order to properly configure the machine-specific registers.

In general system software can determine the processor version by comparing the Family and Model Identification fields returned by the CPUID standard, extended, or Centaur extended functions.

If the processor version is not recognized then system software must not attempt to activate any machine-specific feature.

2.3.6 EDX VALUE AFTER RESET.

After reset the EDX register holds a component identification number as follows:

	31:14	13:12	11:8	7:4	3:0
EDX	Reserved	Type ID	Family ID	Model ID	Stepping ID
	18	2	4	4	4

The specific values for the VIA C3-M processor are listed here:

PROCESSOR	TYPE ID	FAMILY ID	MODEL ID	STEPPING ID
VIA C3-M	0	6	9	Begins at 8

2.3.7 CONTROL REGISTER 4 (CR4)

Control register 4 (CR4) controls some of the advanced features of the Celeron processor. The VIA C3-M processor provides a CR4 with the following specifics:

Table 2-8. CR4 Bits

CR4 BITS - MEANING	VIA C3-M	CELERON MODEL 6	CELERON MODEL 8	NOTES
0: VME: Enables VME feature	0/1	0/1	0/1	
1: PVI: Enables PVI feature	0/1	0/1	0/1	
2: TSD: Makes RDTSC inst privileged	0/1	0/1	0/1	
3: DE: Enables I/O breakpoints	0/1	0/1	0/1	
4: PSE: Enables 4-MB pages	0/1	0/1	0/1	
5: PAE: Enables address extensions	r	r	r	
6: MCE: Enables machine check exception	0/1	0/1	0/1	1
7: PGE: Enables global page feature	0/1	0/1	0/1	
8: PCE: Enables RDPMC for all levels	0/1	0/1	0/1	
9: OSFXSR: Enables FXSAVE//FXRSTOR Support	0/1	r	0/1	
10: OSXMMEXCPT: O/S Unmasked Exception Support	0/1	r	0/1	
31:11 – reserved	r	r	r	

Notes On CR4

General: a “0/1” means that the default setting of this bit is 0 but the bit can be set to (1). A “0” means that the bit is always 0; it cannot be set. An “r” means that this bit is reserved. It appears as a 0 when read, and a GP exception is signaled if an attempt is made to write a 1 to this bit.

1. The VIA C3-M processor Machine Check has different specifics than the Machine Check function of compatible processors.

2.3.8 MACHINE-SPECIFIC REGISTERS

The VIA C3-M processor implements the concept of Machine Specific Registers (MSRs). RDMSR and WRMSR instructions are provided and the CPUID instruction identifies that the processor supports MSRs.

In general, the MSRs have no usefulness to application or operating system software and are not used. (This is to be expected since the MSRs are different on each processor.) Section 7 contains a detailed description of the VIA C3-M processor's MSRs.

2.4 OMITTED FUNCTIONS

This section summarizes those functions that are not in the VIA C3-M processor. A bit in the CPUID feature flags indicates whether these feature are present or not.

Physical Address Extensions: PAE

This function is omitted since the target market for the VIA C3-M processor are mobile markets. These systems do not use 2 MB paging and have greater than 4 GB of system memory.

Page Size Extensions: PSE-36

This function is omitted since the target operating systems for the VIA C3-M do not require greater than 4 GB of system memory.

Other Functions

Model specific registers pertaining to Machine Check, and Debug, Performance Monitoring, and Trace features are not supported.

This page is intentionally left blank.

SECTION

3**HARDWARE INTERFACE****3.1 BUS INTERFACE**

The VIA C3-M processor bus interface is electrically similar to other VIA processors.

The majority of the balls within the bus interface are involved with the physical memory and I/O interface. The remaining balls are power and ground pins, test and debug support balls, and various ancillary control functions. The balls and associated functions are listed and described in this section.

Bus-to-Core Frequency Ratio Control

The VIA C3-M processor supports both fixed and software control of the bus-to-core frequency ratio. At reset, the fixed ratio is used from motherboard strapping options (BR[4:0] signals). Although unsupported on non-PowerSaver processors, this ratio may be adjusted via software using the PowerSaver extensions (documented separately). This adjustment lasts until the next reset.

Bus Frequency Selection

The VIA C3-M processor bus frequency is provided by the motherboard through motherboard strapping options. The VIA C3-M processor is designed to operate at bus frequencies of 66, 100, 133, or 200 MHz.

3.1.1 CLARIFICATIONS

Power Supply Voltage

The voltage provided to the processor core is accomplished through VID pins.

The VIA C3-M processor expects a voltage mapping corresponding to a mobile VRM like the Maxim 1718. Table 3-1 indicates the voltage range.

Table 3-1. Core Voltage Settings

VID[4:0]	V _{CC}	VID[4:0]	V _{CC}	VID[4:0]	V _{CC}	VID[4:0]	V _{CC}
00000	1.750	01000	1.350	10000	0.975	11000	0.775
00001	1.700	01001	1.300	10001	0.950	11001	0.750
00010	1.650	01010	1.250	10010	0.925	11010	0.725
00011	1.600	01011	1.200	10011	0.900	11011	0.700
00100	1.550	01100	1.150	10100	0.875	11100	0.675
00101	1.500	01101	1.100	10101	0.850	11101	0.650
00110	1.450	01110	1.050	10110	0.825	11110	0.625
00111	1.400	01111	1.000	10111	0.800	11111	0.600

RESET#

The VIA C3-M processor is reset by the assertion of the RESET# pin.

Thermal Monitoring

An on-die thermal diode supports thermal monitoring via the THERMDN and THERMDP pins.

Advanced Peripheral Interrupt Controller (APIC)

The APIC is supported by the VIA C3-M processor. Even if the APIC functionality is not desired, the PICCLK, PICD0, and PICD1 balls must be connected.

3.1.2 OMISSIONS**Breakpoint and Performance Monitoring Signals**

The VIA C3-M processor internally supports instruction and data breakpoints. However, the processor does not support the external indication of breakpoint matches. Similarly, the VIA C3-M processor contains performance monitoring hooks internally, but it does not support the indication of performance monitoring events.

Error Checking

The VIA C3-M processor does not support error checking. There are no BERR#, BINIT#, AERR#, AP#[1:0], DEP#[7:0], IERR#, RP#, and RSP# balls.

3.2 BALL DESCRIPTION

Table 3-2. Ball Descriptions

Ball Name	Description	I/O	Clock
A[31:3]#	The address Bus provides addresses for physical memory and external I/O devices. During cache inquiry cycles, A31#-A3# are used as inputs to perform snoop cycles.	I/O	BCLK
A20M#	A20 Mask causes the CPU to make (force to 0) the A20 address bit when driving the external address bus or performing an internal cache access. A20M# is provided to emulate the 1 MByte address wrap-around that occurs on the 8086. Snoop addressing is not affected.	I(1.5V)	ASYNC
ADS#	Address Strobe begins a memory/I/O cycle and indicates the address bus (A31#-A3#) and transaction request signals (REQ#) are valid.	I/O	BCLK
APICEN	APICEN is a hardware strapping option that enables the APIC functionality when connected to ground. Otherwise the APIC is disabled.	I	None
BCLK BCLKB	Bus Clock provides the fundamental timing for the VIA C3-M CPU. The frequency of the VIA C3-M CPU input clock determines the operating frequency of the CPU's bus. For single ended clocking, external timing is referenced to the rising edge of BCLK.. For differential clocking, external timing is referenced to the crossing point of the rising edge of BCLK and the falling edge of BCLKB	I(2.5V)	--
BNR#	Block Next Request signals a bus stall by a bus agent unable to accept new transactions.	I/O	BCLK
BPRI#	Priority Agent Bus Request arbitrates for ownership of the system bus.	I	BCLK
BR[4:0]	Hardware strapping options for setting the processors internal clock multiplier. VIA C3-M processors do not have their clock multiplier set to a factory default value. Use jumpers or populate 0Ω resistors to select the rated multiplier. The BR[4:0] balls should be wired to VSS for a value of "0" or wired to OPEN for setting of "1." See Table 3-3 for ratio values.	I	
BREQ[1:0]#	BREQ[1:0]# signals request access to the system bus.	I/O	None
CFUSE1	Reserved.	--	None
D[63:0]#	Data Bus signals are bi-directional signals which provide the data path between the VIA C3-M CPU and external memory and I/O devices. The data bus must assert DRDY# to indicate valid data transfer.	I/O	BCLK
DBSY#	Data Bus Busy is asserted by the data bus driver to indicate data bus is in use.	I/O	BCLK
DEFER#	Defer is asserted by target agent (e.g., north bridge) and indicates the transaction cannot be guaranteed as an in-order completion.	I	BCLK
DRDY#	Data Ready is asserted by data driver to indicate that a valid signal is on the data bus.	I/O	BCLK
DVIDEN	NC Enable C3-M Power Saver function Vss Disable C3-M Power Saver function	I	
FERR#	FPU Error Status indicates an unmasked floating-point error has occurred. FERR# is asserted during execution of the FPU instruction that caused the error.	O(1.5V)	ASYNC
FLUSH#	Flush Internal Caches writing back all data in the modified state.	I(1.5V)	ASYNC
HIT#	Snoop Hit indicates that the current cache inquiry address has been found in the cache (exclusive or shared states).	I/O	BCLK
HITM#	Snoop Hit Modified indicates that the current cache inquiry address has been found in the cache and dirty data exists in the cache line (modified state).	I/O	BCLK
IGNNE#	Ignore Numeric Error forces the VIA C3-M CPU to ignore any pending unmasked FPU errors and allows continued execution of floating point instructions.	I(1.5V)	ASYNC

Ball Name	Description	I/O	Clock
IERR#	This signal is used for debugging purposes. It should be routed to a test point on the system board.	O(1.5V)	ASYNC
INIT#	Initialization resets integer registers and does not affect internal cache or floating point registers.	I(1.5V)	ASYNC
INTR	Indicates external interrupt. Becomes LINT0 when using the APIC.	I(1.5V)	ASYNC
LOCK#	Lock Status is used by the CPU to signal to the target that the operation is atomic.	I/O	BCLK
NCHCTRL	Control integrated I/O pull-ups. Connect this signal to VTT with a 14Ω resistor.	I	ASYNC
NMI	Indicates Non-Maskable Interrupt. Becomes LINT1 when using the APIC	I(1.5V)	ASYNC
PICCLK	APIC clock for operation with the system I/O APIC	I	APIC
PICD[1:0]	Bi-directional serial pins for communicating APIC messages to the system	I/O	APIC
PLL[2:1]	Decoupled inputs for the processor's internal PLL.	I (Vcc)	ASYNC
PWRGD	Indicates that the processor's VCC is stable.	I (1.5V)	ASYNC
REQ[4:0]#	Request Command is asserted by bus driver to define current transaction type.	I/O	BCLK
RESET#	Resets the processor and invalidates internal cache without writing back.	I	BCLK
RS[2:0]#	Response Status signals the completion status of the current transaction when the CPU is the response agent.	I	BCLK
RTTCTRL	Control the output impedance on the on-die termination resistance. Connect this signal to VSS with a 56Ω resistor if relying upon on-die termination. Connect this signal to VSS with a 110Ω resistor if relying upon board termination.	I	ASYNC
SLP#	Sleep, when asserted in the stop grant state, causes the CPU to enter the sleep state.	I(1.5V)	ASYNC
SMI#	System Management (SMM) Interrupt forces the processor to save the CPU state to the top of SMM memory and to begin execution of the SMI services routine at the beginning of the defined SMM memory space. An SMI is a high-priority interrupt than NMI.	I(1.5V)	ASYNC
STPCLK#	Stop Clock causes the CPU to enter the stop grant state.	I(1.5V)	ASYNC
THERMDN THERMDP	The anode/cathode pair of an on-chip thermal diode for measuring the processor core temperature.	O	None
TRDY#	Target Ready indicates that the target is ready to receive a write or write-back transfer from the CPU.	I	BCLK
V _{CC}	Core voltage power supply.	-	
VID[4:0]	The Voltage Identification signals indicate the core voltage required from system board VRM.	O(1.5V)	ASYNC
V _{REF[7:0]}	Reference voltage for the processor bus and CMOS signals. Note VREF7 should be isolated from other VREF's and used for CMOS signals.	-	
V _{SS}	Ground power supply.	-	
V _{TT}	Processor bus termination voltage power supply.	-	

Table 3-3. Clock Ratio

BR[4]	BR[3]	BR[2]	BR[1]	BR[0]	Bus Ratio
0	0	0	0	0	9.0X
0	0	0	0	1	3.0X
0	0	0	1	0	4.0X
0	0	0	1	1	10.0X
0	0	1	0	0	5.5X
0	0	1	0	1	3.5X
0	0	1	1	0	4.5X
0	0	1	1	1	9.5X
0	1	0	0	0	5.0X
0	1	0	0	1	7.0X
0	1	0	1	0	8.0X
0	1	0	1	1	6.0X
0	1	1	0	0	12.0X
0	1	1	0	1	7.5X
0	1	1	1	0	8.5X
0	1	1	1	1	6.5X
1	0	0	0	0	Reserved
1	0	0	0	1	11.0X
1	0	0	1	0	12.0X
1	0	0	1	1	Reserved
1	0	1	0	0	13.5X
1	0	1	0	1	11.5X
1	0	1	1	0	12.5X
1	0	1	1	1	10.5X
1	1	0	0	0	13.0X
1	1	0	0	1	15.0X
1	1	0	1	0	16.0X
1	1	0	1	1	14.0X
1	1	1	0	0	Reserved
1	1	1	0	1	15.5X
1	1	1	1	0	Reserved
1	1	1	1	1	14.5X

3.3 POWER MANAGEMENT


The VIA C3-M processor provides both static and dynamic power management.

The VIA C3-M processor supports five power management states: NORMAL, QUICKSTART, SLEEP, DEEP SLEEP, and DEEPER SLEEP state.

The VIA C3-M processor uses dynamic power management techniques to reduce power consumption in the NORMAL state. In NORMAL state, the on-chip arrays, selected datapaths, and the associated control logic are powered down when not in use. Also, units that are in use attempt to minimize switching of inactive nodes.

- NORMAL state is the normal operating state for the processor.
- QUICKSTART state is the low power state where most of the processor clocks do not toggle. It is entered when the STPCLK# signal is asserted or when the processor executes the HALT instruction. Snoop cycles are supported in this state.
- SLEEP state is the low power state where only the processor's PLL (phase lock loop) toggles. It is entered from STOP GRANT state when the processor samples the SLP# signal asserted. Snoop cycles that occur while in SLEEP state or during a transition into or out of SLEEP state will cause unpredictable behavior.
- DEEP SLEEP state is a very low power state. It is entered when the BCLK signal is stopped while the processor is in the SLEEP state. Snoop cycles are completely ignored in this state.
- DEEPER SLEEP state is the lowest power state. It is entered when the processor core voltage is lowered while the processor is in the DEEP SLEEP state. Snoop cycles are completely ignored in this state.

Figure 3-1: Power Management State Diagram



3.4 POWERSAVER

PowerSaver is a highly advanced power management scheme for the VIA C3-M processor. PowerSaver technology allows the dynamic adjustment of the operating frequency and operating voltage. System software can use PowerSaver to request the sufficient amount of performance. Each individual performance state (P-State) is described in the system bios according to 8.3.3 of the ACPI 2.0 specification.

See the PowerSaver programming guideline for further details.

3.5 TEST & DEBUG

3.5.1 BIST

A Built-in Self-Test (BIST) can be requested as part of the VIA C3-M processor reset sequence by holding INIT# asserted as RESET# is de-asserted.

The VIA C3-M processor BIST performs the following general functions:

- A hardware-implemented exhaustive test of (1) all internal microcode ROM, and (2) the X86 instruction decode, instruction generation, and entry point generation logic.
- An extensive microcode test of all internal registers and datapaths.
- An extensive microcode test of data and instruction caches, their tags, and associated TLBs.

BIST requires about four million internal clocks.

EAX Value After Reset

The result of a BIST is indicated by a code in EAX. Normally EAX is zero after reset. If a BIST is requested as part of the Reset sequence, EAX contains the BIST results. A 0 in EAX after BIST Reset means that no failures were detected. Any value other than zero indicates an error has occurred during BIST.

3.5.2 JTAG

The VIA C3-M processor has a JTAG scan interface that is used for test functions and the proprietary Debug Port. However, the VIA C3-M processor does not provide a fully compatible IEEE 1149.1 JTAG function.

From a practical user viewpoint, JTAG does not exist and the associated pins (TCLK, and so forth) should not be used.

3.5.3 DEBUG PORT

Certain processors have a proprietary Debug Port that uses the JTAG scan mechanism to control internal debug features (“probe mode”).

The VIA C3-M processor does not have a debug interface.

This page is intentionally left blank.

SECTION

4

ELECTRICAL SPECIFICATIONS

4.1 AC TIMING TABLES

Table 4-1. System Bus Clock AC Specifications (133 MHz)¹

SYMBOL	PARAMETER	MIN	MAX	UNIT	FIGURE	NOTES
	System Bus Frequency		133	MHz		
T _{1S}	BCLK Period	7.5	7.65	ns	Figure 4-1	(2)
T _{1Sabs}	BCLK Period – Instantaneous Minimum	7.25				(2)
T _{2S}	BCLK Period Stability		±250	ps		(2),(3),(4)
T _{3S}	BCLK High Time	1.4		ns	Figure 4-1	at>2.0V
T _{4S}	BCLK Low Time	1.4		ns	Figure 4-1	at<0.5V
T _{5S}	BCLK Rise Time	0.4	1.6	ns	Figure 4-1	(5)
T _{6S}	BCLK Fall Time	0.4	1.6	ns	Figure 4-1	(5)

Notes:

1. All AC timings for bus and CMOS signals are referenced to the BCLK rising edge at 1.25V.
2. Period, jitter, skew and offset measured at 1.25V.
3. Not 100% tested. Specified by design/characterization
4. Measured on the rising edge of adjacent BCLKs at 1.25V. The jitter present must be accounted for as a component of BCLK skew between devices.
5. Measured between 0.5V and 2.0V.

Table 4-2. System Bus Clock AC Specifications (100 MHz)¹

SYMBOL	PARAMETER	MIN	MAX	UNIT	FIGURE	NOTES
	System Bus Frequency		100	MHz		
T _{1S1}	BCLK Period	10		ns	Figure 4-1	(2)
T _{1S1abs}	BCLK Period – Instantaneous Minimum	9.75		ns		(2)
T _{2S1}	BCLK Period Stability		±250	ps		(2), (3), (4)
T _{3S1}	BCLK High Time	2.70		ns	Figure 4-1	At>2.0V
T _{4S1}	BCLK Fall Time	2.45		ns	Figure 4-1	At<0.5V
T _{5S1}	BCLK Rise Time	0.4	1.6	ns	Figure 4-1	(5)
T _{6S1}	BCLK Fall Time	0.4	1.6	ns	Figure 4-1	(5)

Notes:

1. All AC timings for bus and CMOS signals are referenced to the BCLK rising edge at 1.25V.
2. Period, jitter, skew and offset measured at 1.25V.
3. Not 100% tested. Specified by design/characterization
4. Measured on the rising edge of adjacent BCLKs at 1.25V. The jitter present must be accounted for as a component of BCLK skew between devices.
5. Measured between 0.5V and 2.0V.

Table 4-3. Bus Signal Groups AC Specifications^{1,8}

SYMBOL	PARAMETER	MIN	MAX	UNIT	FIGURE	NOTES
T ₇	Bus Output Valid Delay	0.40	3.25	ns	Figure 4-2	
T ₈	Bus Input Setup Time	0.95		ns	Figure 4-3	(2), (3), (6)
		1.30			Figure 4-4	(7)
T ₉	Bus Input Hold Time	1		ns	Figure 4-3	(4)
					Figure 4-4	
T ₁₀	RESET# Pulse Width	1		ms	Figure 4-4	(5)

Notes:

1. All AC timings for Bus and CMOS signals are referenced to the BCLK rising edge at 1.25V. All bus signals are referenced at VREF. Unless specified, all timings apply to both 100 MHz and 133 MHz bus frequencies.
2. RESET# can be asserted (active) asynchronously, but must be deasserted synchronously.
3. Specification is for a minimum 0.4V swing from VREF-200 mV to VREF+200 mV.
4. Specification is for a maximum 0.8V swing from VTT-0.8V to VTT.
5. After VCC, VTT and BCLK become stable and PWRGOOD is asserted.
6. Applies to processors supporting 133 MHz bus clock frequency.
7. Applies to processors supporting 100 MHz bus clock frequency.
8. Rtt=56Ω internally or externally terminated to VTT; VREF=2/3 VTT; Load = 50Ω

Table 4-4. System Bus Clock AC Specifications (200 MHz)

SYMBOL	PARAMETER	MIN	MAX	UNIT	FIGURE	NOTES
	System Bus Frequency		200	MHz		
T _{1S1}	BCLK Period	5		ns	Figure 4-1	(2)
T _{1S1abs}	BCLK Period – Instantaneous Minimum	4.8		ns		(2)
T _{2S1}	BCLK Period Stability		200	ns		(2), (3), (4)
T _{3S1}	BCLK High Time	1.53		ns	Figure 4-1	At > 2.0V
T _{4S1}	BCLK Fall Time	1.53		ns	Figure 4-1	At < 0.5V
T _{5S1}	BCLK Rise Time	0.175	0.700	ns	Figure 4-1	(5)
T _{6S1}	BCLK Fall Time	0.175	0.700	ms	Figure 4-1	(5)

Notes:

1. All AC timings for bus and CMOS signals are referenced to the BCLK rising edge at 1.25V.
2. Period, jitter, skew and offset measured at 1.25V.
3. Not 100% tested. Specified by design/characterization.
4. Measure on the rising edge of adjacent BCLKs at 1.25V. The jitter present must be accounted for as a component of BCLK skew between devices.
5. Measured between 0.5V and 2.0V.

Table 4-5. Bus Signal Groups AC Specifications (200 MHz)

SYMBOL	PARAMETER	MIN	MAX	UNIT	FIGURE	NOTES
T ₇	Bus Output Valid Delay	0.40	1.90	ns	Figure 4-2	
T ₈	Bus Input Setup Time	0.95		ns	Figure 4-3	(2)
T ₉	Bus Input Hold Time	1.00		ms	Figure 4-3	(3)

Notes:

1. All AC timings for bus and CMOS signals are referenced to the BCLK rising edge at 1.25V. All bus signals are referenced at VREF. Unless specified, all timings apply to both 166 MHz and 200 MHz bus frequencies.
2. Specification is for a minimum 0.4V swing from VREF -200mV to VREF +200mV.
3. Specification is for a maximum of 0.8V swing from VTT -0.8V to VTT.
4. R_{tt}=56-ohm internally or externally terminated to VTT; VREF=2/3 VTT; Load=50-ohm.

Table 4-6. CMOS and Open-drain Signal GROUPS AC Specifications^{1, 2}

SYMBOL	PARAMETER	MIN	MAX	UNIT	FIGURE	NOTES
T ₁₄	1.5V Input Pulse Width, except PWRGOOD and LINT[1:0]	2		BCLKs	Figure 4-2	Active and inactive states
T _{14B}	LINT[1:0] Input Pulse Width	6		BCLKs	Figure 4-2	(3)
T ₁₅	PWRGOOD Inactive Pulse Width	2		μs	Figure 4-5	(4)

Notes:

- All AC timings for CMOS and Open-drain signals are referenced to the rising edge of BCLK at 1.25V. All CMOS and Open-drain signals are referenced at 1.0V.
- Minimum output pulse width on CMOS outputs is 2 BCLKs.
- This specification only applies when the APIC is enabled and the LINT[1:0] signals are configured as edge triggered interrupts with fixed delivery, otherwise specification T14 applies.
- When driven inactive, or after VCC, VTT and BCLK become stable. PWRGOOD must remain below VIL18,MAX until all the voltage planes meet the voltage tolerance specifications in Table 4-10 and BCLK have met the BCLK AC specifications in Table 4-1 and Table 4-2 for a least 2 μs.

Table 4-7. Reset Configuration AC Specifications and Power On/Power Down Timings

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	FIGURE	NOTES
T ₁₆	Reset Configuration Signals (A[15:5]#, BREQ0#, FLUSH#, INIT#, PICD0) Setup Time	4			BCLKs	Figure 4-4	Before deassertion of RESET#
T ₁₇	Reset Configuration Signals (A[15:5]#, BREQ0#, FLUSH#, INIT#, PICD0) Hold Time	2		20	BCLKs	Figure 4-4	After clock that deasserts RESET#
T ₁₈	RESET#/PWRGOOD Setup Time	1			ms	Figure 4-5	Before deassertion of RESET# ¹
T _{18B}	VCC to PWRGOOD Setup Time		10		ms	Figure 4-5	
T _{18D}	RESET# inactive to Valid Outputs	1			BCLK	Figure 4-4	
T _{18E}	RESET# inactive to Drive Signals	4			BCLKs	Figure 4-4	
T _{19A}	Time from VCC(nominal)-12% to PWRGOOD low			0	ns	Figure 4-6	VCC(nominal) is the VID voltage setting
T _{19B}	All outputs valid after PWRGOOD low	0			ns	Figure 4-6	
T _{19C}	All inputs required valid after PWRGOOD low	0			ns	Figure 4-6	
T _{20B}	All outputs valid after VTT-12%	0			ns	Figure 4-7	
T _{20C}	All inputs required valid after VTT-12%	0			ns	Figure 4-7	
T _{20D}	VID, BSEL signals valid after VTT-12%	0			ns	Figure 4-7	

Notes:

- At least 1 ms must pass after PWRGOOD rises above V_{IH18min} and BCLK meet their AC timing specification until RESET# may be deasserted.

Table 4-8. APIC Bus Signal AC Specifications¹

SYMBOL	PARAMETER	MIN	MAX	UNIT	FIGURE	NOTES
T ₂₁	PICCLK Frequency	2	33.3	MHz		(2)
T ₂₂	PICCLK Period	30	500	ns	Figure 4-1	
T ₂₃	PICCLK High Time	10.5		ns	Figure 4-1	at>1.6V
T ₂₄	PICCLK Low Time	10.5		ns	Figure 4-1	at<0.4V
T ₂₅	PICCLK Rise Time	0.25	3.0	ns	Figure 4-1	(0.4V-1.6V)
T ₂₆	PICCLK Fall Time	0.25	3.0	ns	Figure 4-1	(1.6V-0.4V)
T ₂₇	PICD[1:0] Setup Time	8.0		ns	Figure 4-3	(3)
T ₂₈	PICD[1:0] Hold Time	2.5		ns	Figure 4-3	(3)
T ₂₉	PICD[1:0] Valid Delay (Rising Edge)	1.5	8.7	ns	Figure 4-3	(3),(4)
	PICD[1:0] Valid Delay (Falling Edge)	1.5	12.0	ns		

Notes:

1. All AC timing for APIC signals referenced to the PICCLK rising edge at 1.0V. All CMOS signals are referenced at 1.0V.
2. The minimum frequency is 2MHz when PICD0 is at 1.5V at reset referenced to PICCLK Rising Edge.
3. For open-drain signals, Valid Delay is synonymous with Float Delay.
4. Valid delay timings for these signals are specified into 150Ω to 1.5V and 0pF of external load. For real system timings these specifications must be derated for external capacitance at 105ps/pF.

Table 4-9. StopGrant/Deep Sleep AC Specifications^{1, 3, 4}

SYMBOL	PARAMETER	MIN	MAX	UNIT	FIGURE	NOTES
T ₄₅	Stop Grant Cycle Completion to SLP# assertion or BCLK stopped	100		BCLKs	Figure 4-8, Figure 4-9	
T ₄₆	Stop Grant Cycle Completion to Input Signals Stable		0	μs	Figure 4-8, Figure 4-9	
T ₄₇	Sleep PLL Lock Latency	0	30	μs	Figure 4-8, Figure 4-9	(2)
T ₄₈	STPCLK# Hold Time from PLL Lock	0		μs	Figure 4-8, Figure 4-9	
T ₄₉	Input Signal Hold Time from STPCLK# Deassertion	8		BCLKs	Figure 4-8, Figure 4-9	
T ₆₀	BCLK Settling Time		150	ns		

Notes:

1. Input Signals other than RESET# and BPRI# must be held constant in the Stop Grant state.
2. The BCLK Settling Time specification (T60) applies to all sleep state exits under all conditions.
3. In Figure 4-8 after SLP# is asserted, BCLK can be stopped and the processor will enter the Deep Sleep state. To exit the Deep Sleep state all timings shown in Figure 4-9 must be observed.
4. Vcore must be at nominal stable voltage before Deep Sleep exit after a Deeper Sleep transition.

Figure 4-1. BCLK Generic Clock Timing Waveform




Figure 4-2. Valid Delay Timings




Figure 4-3. Setup and Hold Timings




Figure 4-4. Cold/Warm Reset and Configuration Timings




Figure 4-5. Power-on Sequence and Reset Timings




Figure 4-6. Power Down Sequencing and Timings (VCC Leading)




Figure 4-7. Power Down Sequencing and Timings (VTT Leading)




Figure 4-8. Stop Grant /Sleep Timing (BCLK Stopping Method)





Figure 4-9. Stop Grant/Sleep Timing (SLP# Assertion Method)



4.2 DC SPECIFICATIONS

4.2.1 RECOMMENDED OPERATING CONDITIONS

Functional operation of the VIA C3-M processor is guaranteed if the conditions in Table 4-10 are met. Sustained operation outside of the recommended operating conditions may damage the device.

Table 4-10. Recommended Operating Conditions

PARAMETER	MIN	NOM	MAX	UNITS	NOTES
Operating Case Temperature	0		85	°C	
V _{CORE} Voltage		0.850 0.900 0.950 1.050 1.250 1.450		V	
V _{CORE} Static Tolerance	-2%		+2%	V	(1)
V _{CORE} Dynamic Tolerance	-5%		+5%	V	(2)
V _{TT} Voltage		1.25 or 1.5		V	1.25±3% (3) 1.5±3% (3)
I _{VTT} Termination Supply Current			800	mA	(4)
V _{REF}	-2%	2/3 V _{TT}	+2%	V	
R _{TT}	50	56	115	Ω	(5)
V _{1.5} – 1.5V Supply Voltage	1.365		1.635	V	

Notes:

- DC measurement. Regulator Circuit should support current draw up to 15A.
- AC noise measured with bandwidth limited to 20MHz
- Boards must hold V_{TT} to 1.25±9% or 1.5 ±9% while the bus is active and 1.25±3% or 1.5 ±3% when bus is idle.
- DC measurement. Measured with 250 μs sampling rate.
- R_{TT} is controlled by RTTCTRL pin. RTTCTRL should be 56Ω when relying upon on-die bus termination. RTTCTRL should be 110Ω when relying upon board termination.

4.2.2 MAXIMUM RATINGS

While functional operation is not guaranteed beyond the operating ranges listed in Table 4-10, the device may be subjected to the limits specified in Table 4-11 without causing long-term damage.

These conditions must not be imposed on the device for a sustained period—any such sustained imposition may damage the device. Likewise exposure to conditions in excess of the maximum ratings may damage the device.

Table 4-11. Maximum Ratings

PARAMETER	MIN	MAX	UNITS	NOTES
Storage Temperature	-65	150	°C	
Supply Voltage (V_{CC})	-0.5	1.6	V	
CMOS I/O Voltage	-0.5	$V_{CMOS} + 0.5$	V	
I/O Voltage	-0.5	$V_{TT} + 0.5$	V	

4.2.3 DC CHARACTERISTICS

Table 4-12. DC Characteristics

PARAMETER	MIN	MAX	UNITS	NOTES
I_{OL} – Low level output current	-9.0		mA	@ $V = V_{OL(max)}$
V_{OH} – High Level Output Voltage		V_{TT}	V	
V_{OL} – Low Level Output Voltage	0	0.4	V	@ $I_{ol} = -8mA$
I_L – Input Leakage Current		± 15	μA	
I_{LU} – Input Leakage Current for inputs with pull-ups		200	μA	
I_{LD} – Input Leakage Current for inputs with pull-downs		-400	μA	

Table 4-13. CMOS DC Characteristics

PARAMETER	MIN	MAX	UNITS	NOTES
V_{IL} -- Input Low Voltage	-0.58	0.700	V	
$V_{IH1.5}$ – Input High Voltage	$V_{REF} + 0.2$	V_{TT}	V	(2)
$V_{IH2.5}$ – Input High Voltage	2.0	3.18	V	(3)
V_{OL} – Low Level Output Voltage		0.40	V	@ I_{OL}
V_{OH} – High Level Output Voltage		V_{CMOS}	V	(1)
I_{OL} – Low Level Output Current	9		mA	@ V_{OL}
I_{LI} – Input Leakage Current		± 100	μA	(4)
I_{LO} – Output Leakage Current		± 100	μA	(4)

Notes:

1. All CMOS signals are open drain.
2. Applies to all CMOS signals except **BCLK**.
3. Applies only to **BCLK**.
4. Leakage current is specified for the range between VSS and VCC. I/O's are diode clamped to the VCC and VSS rails. **BCLK** has three series diodes between the input and VCC and a single diode between the input and VSS. All other signals have a single diode between the signal and VCC and another single diode between the signal and VSS.

4.2.4 POWER DISSIPATION

Table 4-14 gives the core power consumption for the VIA C3-M processor at the various operating frequencies and voltages. Note that this does not include the power consumed by the I/O pads.

Table 4-14. Thermal Design Power Information

PARAMETER	TDP MAX ^{1,2}	UNITS	NOTES
Normal Mode			
C3-M LV 1.00 GHz (7.5 x 133 MHz) 1.05V	7	W	85°C, 3, 5
C3-M 1.00 GHz (7.5 x 133 MHz) 1.25V	11	W	
C3-M 1.13 GHz (8.5 x 133 MHz) 1.25V	12	W	
C3-M 1.20 GHz (9.0 x 133 MHz) 1.25V	12	W	
C3-M 1.33 GHz (10.0 x 133 MHz) 1.45V	18	W	
C3-M 1.40 GHz (10.5 x 133 MHz) 1.45V	19	W	
C3-M 1.20 GHz (6.0 x 200 MHz) 1.45V	12	W	
C3-M 1.30 GHz (6.5 x 200 MHz) 1.45V	18	W	
C3-M 1.40 GHz (7.0 x 200 MHz) 1.45V	19	W	
StopGrant / AutoHalt Mode			
C3-M 1.05V	TBD	W	50°C, 3
C3-M 1.25V			
C3-M 1.45V			
Sleep Mode			
C3-M 1.05V	TBD	W	50°C, 3
C3-M 1.25V			
C3-M 1.45V			
Deep Sleep Mode			
C3-M 850mV	TBD	W	35°C, 3
C3-M 900mV			
Deeper Sleep Mode			
C3-M 850mV	0.25	W	35°C, 3
C3-M 900mV			

Notes:

1. Maximum power is generated from running publicly available application software that consumes the most power. Synthetic applications or “thermal virus” applications may consume more power.
2. TDP Max is average value of all processors while running the worst case instruction sequence. Not 100% guaranteed or tested. Consider these power numbers as an average of all parts and some deviation is expected.
3. The above power consumption is preliminary and based on case temperature as noted.
4. All normal mode frequencies use 133MHz as the CPU clock frequency.
5. Conservative thermal solutions must be designed to account for worst-case core and I/O power consumption.

Table 4-15. VTT-I/O Power Consumption

PARAMETER	TYPICAL	MAX	UNITS	NOTES
PTT-I/O – I/O Operating Power Consumption	0.3	1.2	W	

SECTION

5

MECHANICAL SPECIFICATIONS

5.1 EPGA PACKAGE

The VIA C3-M processor is available in an enhanced ball grid array, EPGA, and facilitates compact and economical surface mounting. The VIA C3-M bus is functionally similar to prior Antaur CPU's.

Figure 5-1 EPGA Ballout (Bottom View)

	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y	AA	AB	AC	AD	AE	AF		
1	VSS	D19#	VCC	D24#	VCC	D13#	VSS	VCC	D9#	D10#	VSS	VCC	D1#	D4#	VSS	VCC	A29#	A27#	VSS	VSS	A31#	A22#	A21#	BREQ1#	VSS	VSS	1	
2	D23#	VSS	D30#	VCC	VSS	D3#	VTT	D14#	D18#	D12#	VCC	D5#	D6#	D15#	VCC	A26#	A18#	A30#	VCC	A23#	A17#	VSS	VCC	VCC	VSS	A28#	2	
3	D21#	VCC	VSS	D7#	D20#	VCC	D11#	D2#	VSS	VCC	D17#	D8#	VSS	VTT	D0#	RESET#	VTT	VCC	A24#	A20#	VTT	A19#	A25#	VSS	A10#	VCC	3	
4	VCC	D26#	D16#	VCC	VSS	VCC	VREF2	VSS	VSS	VCC	VREF3	VSS	VSS	VCC	VREF4	VSS	VSS	VCC	VSS	VSS	VREF5	VCC	VCC	A12#	VCC	A15#	4	
5	D32#	VSS	D25#	VCC				VSS	VTT				VSS	VCC				VTT	VSS				VSS	A6#	VSS	A13#	5	
6	D31#	D35	D33#	VSS																			VCC	A3#	A16#	A9#	6	
7	VCC	D28#	D29#	VSS																			VSS	A6#	VCC	VSS	7	
8	VSS	D43#	D34#	VCC	VCC																	VSS	VSS	VTT	A8#	VCC	8	
9	D38#	D22#	VCC	VCC	VTT																	VTT	VREF6	A4#	A11#	BNR#	9	
10	D37#	D36#	VTT	VSS																			VCC	VCC	A14#	A7#	10	
11	VCC	D45#	D39#	VSS																			VCC	REQ1#	REQ4#	VSS	11	
12	VSS	D27#	D44#	VCC																			VSS	BPRI#	REQ2#	VCC	12	
13	D49#	D42#	VTT	VCC	VCC																		VSS	VSS	VTT	REQ0#DEFER#	13	
14	D41#	D51#	VSS	VSS	VSS																		VCC	VCC	VCC	REQ3# LOCK#	14	
15	VCC	D47#	D40#	VSS																			VREF7	RS1#	VTT	VSS	15	
16	VSS	VCC	D63#	VREF1																			VSS	HITM#	TRDY#	VCC	16	
17	D59#	D52#	VCC	VCC																			VSS	VSS	HIT#	PWRGD	17	
18	D55#	D48#	VTT	VSS	VTT																		VTT	VCC	VCC	RS0#	DRDY#	18
19	VCC	D54#	D57#	VSS	VSS																		VCC	VCC	DBSY#	RS2#	VSS	19
20	VSS	D46#	PICCLK	VCC																			VSS	BREQ0#	ADS#	VCC	20	
21	D53#	D58#	VTT	VCC																			VSS	SLP#	THRM DN	THRM DP	21	
22	D50#	VSS	D62#	VSS			VCC	VTT				VCC	VSS				VTT	VSS					RSV	VTT	VCC	RSV	22	
23	D56#	VCC	D60#	VREF0	VCC	VSS	VSS	VCC	RTT CTRL	PICD0	VSS	BCLK	BCLKB	VSS	PLL2	PLL1	VCC	VSS	VCC	VCC	VCC	VCC	VCC	VCC	RSV	RSV	VSS	23
24	VCC	D61#	RSV	VCC	VTT	VCC	VSS	NMI	VCC	NCH CTRL	RSV	PICD1	VCC	VSS	RSV	FERR#	VCC	VSS	A20M#	STP CLK#	VID3	VID2	VID0	VSS	VCC	RSV	24	
25	VCC	VSS	VCC	VSS	VSS	VSS	VTT	INTR	VSS	VCC	RSV	RSV	VSS	VSS	VCC	VTT	FLUSH#	IEERR#	VCC	IGNNE#	SMI#	VSS	VCC	RSV	VSS	RSV	25	
26	VSS	VSS	VSS	RSV	BR4	RSV	APICEN	VSS	VCC	VCC	VSS	BR3	BR2	BR1	BR0	VSS	RSV	VTT	VTT	VSS	INIT#	VID4	VID1	VCC	VSS	VSS	26	
	A	B	C	D	E	F	G	H	J	K	L	M	N	P	R	T	U	V	W	Y	AA	AB	AC	AD	AE	AF		

Bottom View

Table 5-1. Signal Listing in Order by Signal Name

Ball Name	Ball No.	Type	Ball Name	Ball No.	Type
A3#	AD-6	AGTL I/O	BR2	N-26	Power/Other
A4#	AD-9	AGTL I/O	BR3	M-26	Power/Other
A5#	AD-5	AGTL I/O	BR4	E-26	Power/Other
A6#	AD-7	AGTL I/O	BREQ1#	AD-1	AGTL I/O
A7#	AF-10	AGTL I/O	BREQ0#	AD-20	AGTL I/O
A8#	AE-8	AGTL I/O	D0#	R-3	AGTL I/O
A9#	AF-6	AGTL I/O	D1#	N-1	AGTL I/O
A10#	AE-3	AGTL I/O	D2#	H-3	AGTL I/O
A11#	AE-9	AGTL I/O	D3#	F-2	AGTL I/O
A12#	AD-4	AGTL I/O	D4#	P-1	AGTL I/O
A13#	AF-5	AGTL I/O	D5#	M-2	AGTL I/O
A14#	AE-10	AGTL I/O	D6#	N-2	AGTL I/O
A15#	AF-4	AGTL I/O	D7#	D-3	AGTL I/O
A16#	AE-6	AGTL I/O	D8#	M-3	AGTL I/O
A17#	AA-2	AGTL I/O	D9#	J-1	AGTL I/O
A18#	U-2	AGTL I/O	D10#	K-1	AGTL I/O
A19#	AB-3	AGTL I/O	D11#	G-3	AGTL I/O
A20#	Y-3	AGTL I/O	D12#	K-2	AGTL I/O
A20M#	W-24	CMOS Input	D13#	F-1	AGTL I/O
A21#	AC-1	AGTL I/O	D14#	H-2	AGTL I/O
A22#	AB-1	AGTL I/O	D15#	P-2	AGTL I/O
A23#	Y-2	AGTL I/O	D16#	C-4	AGTL I/O
A24#	W-3	AGTL I/O	D17#	L-3	AGTL I/O
A25#	AC-3	AGTL I/O	D18#	J-2	AGTL I/O
A26#	T-2	AGTL I/O	D19#	B-1	AGTL I/O
A27#	V-1	AGTL I/O	D20#	E-3	AGTL I/O
A28#	AF-2	AGTL I/O	D21#	A-3	AGTL I/O
A29#	U-1	AGTL I/O	D22#	B-9	AGTL I/O
A30#	V-2	AGTL I/O	D23#	A-2	AGTL I/O
A31#	AA-1	AGTL I/O	D24#	D-1	AGTL I/O
ADS#	AE-20	AGTL I/O	D25#	C-5	AGTL I/O
APIC_EN	G-26	Power/Other	D26#	B-4	AGTL I/O
BCLK	M-23	System Bus Clock	D27#	B-12	AGTL I/O
BCLKB	N-23	System Bus Clock	D28#	B-7	AGTL I/O
BNR#	AF-9	AGTL I/O	D29#	C-7	AGTL I/O
BPRI#	AD-12	AGTL Input	D30#	C-2	AGTL I/O
BR0	R-26	Power/Other	D31#	A-6	AGTL I/O
BR1	P-26	Power/Other	D32#	A-5	AGTL I/O

Table 5-1 Signal Listing in Order by Signal Name (Continued)

Ball Name	Ball No.	Type	Ball Name	Ball No.	Type
D33#	C-6	AGTL I/O	HITM#	AD-16	AGTL I/O
D34#	C-8	AGTL I/O	IERR#	V-25	CMOS Output
D35#	B-6	AGTL I/O	IGNNE#	Y-25	CMOS Input
D36#	B-10	AGTL I/O	INIT#	AA-26	CMOS Input
D37#	A-10	AGTL I/O	INTR	H-25	CMOS Input
D38#	A-9	AGTL I/O	LOCK#	AF-14	AGTL I/O
D39#	C-11	AGTL I/O	NCHCTRL	K-24	Power/Other
D40#	C-15	AGTL I/O	NMI	H-24	CMOS Input
D41#	A-14	AGTL I/O	PICCLK	C-20	APIC Clock Input
D42#	B-13	AGTL I/O	PICD0	K-23	APIC I/O
D43#	B-8	AGTL I/O	PICD1	M-24	APIC I/O
D44#	C-12	AGTL I/O	PLL1	T-23	Power/Other
D45#	B-11	AGTL I/O	PLL2	R-23	Power/Other
D46#	B-20	AGTL I/O	PWRGD	AF-17	CMOS Input
D47#	B-15	AGTL I/O	REQ0#	AE-13	AGTL I/O
D48#	B-18	AGTL I/O	REQ1#	AD-11	AGTL I/O
D49#	A-13	AGTL I/O	REQ2#	AE-12	AGTL I/O
D50#	A-22	AGTL I/O	REQ3#	AE-14	AGTL I/O
D51#	B-14	AGTL I/O	REQ4#	AE-11	AGTL I/O
D52#	B-17	AGTL I/O	Reserved	AC-22	Reserved for future use
D53#	A-21	AGTL I/O	Reserved	AD-23	Reserved for future use
D54#	B-19	AGTL I/O	Reserved	AD-25	Reserved for future use
D55#	A-18	AGTL I/O	Reserved	AE-23	Reserved for future use
D56#	A-23	AGTL I/O	Reserved	AF-22	Reserved for future use
D57#	C-19	AGTL I/O	Reserved	AF-24	Reserved for future use
D58#	B-21	AGTL I/O	Reserved	AF-25	Reserved for future use
D59#	A-17	AGTL I/O	Reserved	C-24	Reserved for future use
D60#	C-23	AGTL I/O	Reserved	D-26	Reserved for future use
D61#	B-24	AGTL I/O	Reserved	F-26	Reserved for future use
D62#	C-22	AGTL I/O	Reserved	L-24	Reserved for future use
D63#	C-16	AGTL I/O	Reserved	L-25	Reserved for future use
DBSY#	AD-19	AGTL I/O	Reserved	M-25	Reserved for future use
DEFER#	AF-13	AGTL Input	Reserved	R-24	Reserved for future use
DRDY#	AF-18	AGTL I/O	Reserved	U-26	Reserved for future use
DVIDEN	C-26	Power/Other	RESET#	T-3	AGTL Input
FERR#	T-24	CMOS Output	RS0#	AE-18	AGTL Input
FLUSH#	U-25	CMOS Input	RS1#	AD-15	AGTL Input
HIT#	AE-17	AGTL I/O	RS2#	AE-19	AGTL Input

Table 5-1 Signal Listing in Order by Signal Name (Continued)

Ball Name	Ball No.	Type	Ball Name	Ball No.	Type
RTTCTRL	J-23	Power/Other	V _{CC}	AF-8	Power/Other
SLP#	AD-21	CMOS Input	V _{CC}	AF-12	Power/Other
SMI#	AA-25	CMOS Input	V _{CC}	AF-16	Power/Other
STPCLK#	Y-24	CMOS Input	V _{CC}	AF-20	Power/Other
THERMDN	AE-21	Power/Other	V _{CC}	B-3	Power/Other
THERMDP	AF-21	Power/Other	V _{CC}	B-16	Power/Other
TRDY#	AE-16	AGTL Input	V _{CC}	B-23	Power/Other
V _{CC}	A-4	Power/Other	V _{CC}	C-1	Power/Other
V _{CC}	A-7	Power/Other	V _{CC}	C-9	Power/Other
V _{CC}	A-11	Power/Other	V _{CC}	C-17	Power/Other
V _{CC}	A-15	Power/Other	V _{CC}	C-25	Power/Other
V _{CC}	A-19	Power/Other	V _{CC}	D-2	Power/Other
V _{CC}	A-24	Power/Other	V _{CC}	D-4	Power/Other
V _{CC}	A-25	Power/Other	V _{CC}	D-5	Power/Other
V _{CC}	AA-23	Power/Other	V _{CC}	D-8	Power/Other
V _{CC}	AB-4	Power/Other	V _{CC}	D-9	Power/Other
V _{CC}	AB-14	Power/Other	V _{CC}	D-12	Power/Other
V _{CC}	AB-19	Power/Other	V _{CC}	D-13	Power/Other
V _{CC}	AC-2	Power/Other	V _{CC}	D-17	Power/Other
V _{CC}	AC-4	Power/Other	V _{CC}	D-20	Power/Other
V _{CC}	AC-6	Power/Other	V _{CC}	D-21	Power/Other
V _{CC}	AC-10	Power/Other	V _{CC}	D-24	Power/Other
V _{CC}	AC-11	Power/Other	V _{CC}	E-1	Power/Other
V _{CC}	AC-14	Power/Other	V _{CC}	E-8	Power/Other
V _{CC}	AC-18	Power/Other	V _{CC}	E-13	Power/Other
V _{CC}	AC-19	Power/Other	V _{CC}	E-23	Power/Other
V _{CC}	AC-23	Power/Other	V _{CC}	F-3	Power/Other
V _{CC}	AC-25	Power/Other	V _{CC}	F-4	Power/Other
V _{CC}	AD-2	Power/Other	V _{CC}	F-24	Power/Other
V _{CC}	AD-10	Power/Other	V _{CC}	H-1	Power/Other
V _{CC}	AD-14	Power/Other	V _{CC}	H-22	Power/Other
V _{CC}	AD-18	Power/Other	V _{CC}	H-23	Power/Other
V _{CC}	AD-26	Power/Other	V _{CC}	J-24	Power/Other
V _{CC}	AE-4	Power/Other	V _{CC}	J-26	Power/Other
V _{CC}	AE-7	Power/Other	V _{CC}	K-3	Power/Other
V _{CC}	AE-22	Power/Other	V _{CC}	K-4	Power/Other
V _{CC}	AE-24	Power/Other	V _{CC}	K-25	Power/Other
V _{CC}	AF-3	Power/Other	V _{CC}	K-26	Power/Other

Table 5-1 Signal Listing in Order by Signal Name (Continued)

Ball Name	Ball No.	Type	Ball Name	Ball No.	Type
V _{CC}	L-2	Power/Other	V _{SS}	AB-23	Power/Other
V _{CC}	M-1	Power/Other	V _{SS}	AB-25	Power/Other
V _{CC}	N-22	Power/Other	V _{SS}	AC-5	Power/Other
V _{CC}	N-24	Power/Other	V _{SS}	AC-7	Power/Other
V _{CC}	P-4	Power/Other	V _{SS}	AC-8	Power/Other
V _{CC}	P-5	Power/Other	V _{SS}	AC-12	Power/Other
V _{CC}	R-2	Power/Other	V _{SS}	AC-13	Power/Other
V _{CC}	R-25	Power/Other	V _{SS}	AC-16	Power/Other
V _{CC}	T-1	Power/Other	V _{SS}	AC-17	Power/Other
V _{CC}	U-23	Power/Other	V _{SS}	AC-20	Power/Other
V _{CC}	U-24	Power/Other	V _{SS}	AC-21	Power/Other
V _{CC}	V-3	Power/Other	V _{SS}	AD-3	Power/Other
V _{CC}	V-4	Power/Other	V _{SS}	AD-17	Power/Other
V _{CC}	W-2	Power/Other	V _{SS}	AD-24	Power/Other
V _{CC}	W-25	Power/Other	V _{SS}	AE-1	Power/Other
V _{CC}	Y-23	Power/Other	V _{SS}	AE-2	Power/Other
VID0	AC-24	Power/Other	V _{SS}	AE-5	Power/Other
VID1	AC-26	Power/Other	V _{SS}	AE-25	Power/Other
VID2	AB-24	Power/Other	V _{SS}	AE-26	Power/Other
VID3	AA-24	Power/Other	V _{SS}	AF-1	Power/Other
VID4	AB-26	Power/Other	V _{SS}	AF-7	Power/Other
VREF0	D-23	Power/Other	V _{SS}	AF-11	Power/Other
VREF1	D-16	Power/Other	V _{SS}	AF-15	Power/Other
VREF2	G-4	Power/Other	V _{SS}	AF-19	Power/Other
VREF3	L-4	Power/Other	V _{SS}	AF-23	Power/Other
VREF4	R-4	Power/Other	V _{SS}	AF-26	Power/Other
VREF5	AA-4	Power/Other	V _{SS}	B-2	Power/Other
VREF6	AC-9	Power/Other	V _{SS}	B-5	Power/Other
VREF7	AC-15	Power/Other	V _{SS}	B-22	Power/Other
V _{SS}	A-1	Power/Other	V _{SS}	B-25	Power/Other
V _{SS}	A-8	Power/Other	V _{SS}	B-26	Power/Other
V _{SS}	A-12	Power/Other	V _{SS}	C-3	Power/Other
V _{SS}	A-16	Power/Other	V _{SS}	C-14	Power/Other
V _{SS}	A-20	Power/Other	V _{SS}	D-6	Power/Other
V _{SS}	A-26	Power/Other	V _{SS}	D-7	Power/Other
V _{SS}	AB-2	Power/Other	V _{SS}	D-10	Power/Other
V _{SS}	AB-8	Power/Other	V _{SS}	D-11	Power/Other
V _{SS}	AB-13	Power/Other	V _{SS}	D-14	Power/Other

Table 5-1 Signal Listing in Order by Signal Name (Continued)

Ball Name	Ball No.	Type
V _{SS}	D-15	Power/Other
V _{SS}	D-18	Power/Other
V _{SS}	D-19	Power/Other
V _{SS}	D-22	Power/Other
V _{SS}	D25	Power/Other
V _{SS}	E-2	Power/Other
V _{SS}	E-4	Power/Other
V _{SS}	E-14	Power/Other
V _{SS}	E-19	Power/Other
V _{SS}	E-25	Power/Other
V _{SS}	F-23	Power/Other
V _{SS}	F-25	Power/Other
V _{SS}	G-1	Power/Other
V _{SS}	G-23	Power/Other
V _{SS}	G-24	Power/Other
V _{SS}	H-4	Power/Other
V _{SS}	H-5	Power/Other
V _{SS}	H-26	Power/Other
V _{SS}	J-3	Power/Other
V _{SS}	J-4	Power/Other
V _{SS}	J-25	Power/Other
V _{SS}	L-1	Power/Other
V _{SS}	L-23	Power/Other
V _{SS}	L-26	Power/Other
V _{SS}	M-4	Power/Other
V _{SS}	N-3	Power/Other
V _{SS}	N-4	Power/Other
V _{SS}	N-5	Power/Other
V _{SS}	N-25	Power/Other
V _{SS}	P-22	Power/Other
V _{SS}	P-23	Power/Other
V _{SS}	P-24	Power/Other
V _{SS}	P-25	Power/Other
V _{SS}	R-1	Power/Other
V _{SS}	T-4	Power/Other
V _{SS}	T-26	Power/Other
V _{SS}	U-4	Power/Other
V _{SS}	V-23	Power/Other
V _{SS}	V-24	Power/Other

Ball Name	Ball No.	Type
V _{SS}	W-1	Power/Other
V _{SS}	W-4	Power/Other
V _{SS}	W-5	Power/Other
V _{SS}	W-22	Power/Other
V _{SS}	W-23	Power/Other
V _{SS}	Y-1	Power/Other
V _{SS}	Y-4	Power/Other
V _{SS}	Y-26	Power/Other
V _{TT}	AA-3	Power/Other
V _{TT}	AB-9	Power/Other
V _{TT}	AB-18	Power/Other
V _{TT}	AD-8	Power/Other
V _{TT}	AD-13	Power/Other
V _{TT}	AD-22	Power/Other
V _{TT}	AE-15	Power/Other
V _{TT}	C-10	Power/Other
V _{TT}	C-13	Power/Other
V _{TT}	C-18	Power/Other
V _{TT}	C-21	Power/Other
V _{TT}	E-9	Power/Other
V _{TT}	E-18	Power/Other
V _{TT}	E-24	Power/Other
V _{TT}	G-2	Power/Other
V _{TT}	G-25	Power/Other
V _{TT}	J-5	Power/Other
V _{TT}	J-22	Power/Other
V _{TT}	P-3	Power/Other
V _{TT}	T-25	Power/Other
V _{TT}	U-3	Power/Other
V _{TT}	V-5	Power/Other
V _{TT}	V-22	Power/Other
V _{TT}	V-26	Power/Other
V _{TT}	W-26	Power/Other

Table 5-2. Signal Listing in Order by Ball Number

Ball Name	Ball No.	Type	Ball Name	Ball No.	Type
V _{SS}	A-1	Power/Other	V _{TT}	AB-9	Power/Other
D21#	A-3	AGTL I/O	A22#	AB-1	AGTL I/O
D23#	A-2	AGTL I/O	V _{SS}	AB-13	Power/Other
V _{CC}	A-4	Power/Other	V _{CC}	AB-14	Power/Other
D32#	A-5	AGTL I/O	V _{TT}	AB-18	Power/Other
D31#	A-6	AGTL I/O	V _{CC}	AB-19	Power/Other
V _{CC}	A-7	Power/Other	V _{SS}	AB-23	Power/Other
V _{SS}	A-8	Power/Other	VID2	AB-24	Power/Other
D38#	A-9	AGTL I/O	V _{SS}	AB-25	Power/Other
D37#	A-10	AGTL I/O	VID4	AB-26	Power/Other
V _{CC}	A-11	Power/Other	A21#	AC-1	AGTL I/O
V _{SS}	A-12	Power/Other	V _{CC}	AC-2	Power/Other
D49#	A-13	AGTL I/O	A25#	AC-3	AGTL I/O
D41#	A-14	AGTL I/O	V _{CC}	AC-4	Power/Other
V _{CC}	A-15	Power/Other	V _{SS}	AC-5	Power/Other
V _{SS}	A-16	Power/Other	V _{CC}	AC-6	Power/Other
D59#	A-17	AGTL I/O	V _{SS}	AC-7	Power/Other
D55#	A-18	AGTL I/O	V _{SS}	AC-8	Power/Other
V _{CC}	A-19	Power/Other	VREF6	AC-9	Power/Other
V _{SS}	A-20	Power/Other	V _{CC}	AC-10	Power/Other
D53#	A-21	AGTL I/O	V _{CC}	AC-11	Power/Other
D50#	A-22	AGTL I/O	V _{SS}	AC-12	Power/Other
D56#	A-23	AGTL I/O	V _{SS}	AC-13	Power/Other
V _{CC}	A-24	Power/Other	V _{CC}	AC-14	Power/Other
V _{CC}	A-25	Power/Other	VREF7	AC-15	Power/Other
V _{SS}	A-26	Power/Other	V _{SS}	AC-16	Power/Other
A31#	AA-1	AGTL I/O	V _{SS}	AC-17	Power/Other
A17#	AA-2	AGTL I/O	V _{CC}	AC-18	Power/Other
V _{TT}	AA-3	Power/Other	V _{CC}	AC-19	Power/Other
VREF5	AA-4	Power/Other	V _{SS}	AC-20	Power/Other
V _{CC}	AA-23	Power/Other	V _{SS}	AC-21	Power/Other
VID3	AA-24	Power/Other	Reserved	AC-22	Reserved for future use
SMI#	AA-25	CMOS Input	V _{CC}	AC-23	Power/Other
INIT#	AA-26	CMOS Input	VID0	AC-24	Power/Other
V _{SS}	AB-2	Power/Other	V _{CC}	AC-25	Power/Other
A19#	AB-3	AGTL I/O	VID1	AC-26	Power/Other
V _{CC}	AB-4	Power/Other	V _{CC}	AD-2	Power/Other
V _{SS}	AB-8	Power/Other	V _{SS}	AD-3	Power/Other

Table 5-2 Signal Listing in Order by Ball Number (Continued)

Ball Name	Ball No.	Type
A12#	AD-4	AGTL I/O
A5#	AD-5	AGTL I/O
A3#	AD-6	AGTL I/O
A6#	AD-7	AGTL I/O
V _{TT}	AD-8	Power/Other
A4#	AD-9	AGTL I/O
BREQ1#	AD-1	AGTL I/O
V _{CC}	AD-10	Power/Other
REQ1#	AD-11	AGTL I/O
BPRI#	AD-12	AGTL Input
V _{TT}	AD-13	Power/Other
V _{CC}	AD-14	Power/Other
RS1#	AD-15	AGTL Input
HITM#	AD-16	AGTL I/O
V _{SS}	AD-17	Power/Other
V _{CC}	AD-18	Power/Other
DBSY#	AD-19	AGTL I/O
BREQ0#	AD-20	AGTL I/O
SLP#	AD-21	CMOS Input
V _{TT}	AD-22	Power/Other
Reserved	AD-23	Reserved for future use
V _{SS}	AD-24	Power/Other
Reserved	AD-25	Reserved for future use
V _{CC}	AD-26	Power/Other
V _{SS}	AE-1	Power/Other
V _{SS}	AE-2	Power/Other
A10#	AE-3	AGTL I/O
V _{CC}	AE-4	Power/Other
V _{SS}	AE-5	Power/Other
A16#	AE-6	AGTL I/O
V _{CC}	AE-7	Power/Other
A8#	AE-8	AGTL I/O
A11#	AE-9	AGTL I/O
A14#	AE-10	AGTL I/O
REQ4#	AE-11	AGTL I/O
REQ2#	AE-12	AGTL I/O
REQ0#	AE-13	AGTL I/O
REQ3#	AE-14	AGTL I/O

Ball Name	Ball No.	Type
V _{TT}	AE-15	Power/Other
TRDY#	AE-16	AGTL Input
HIT#	AE-17	AGTL I/O
RS0#	AE-18	AGTL Input
RS2#	AE-19	AGTL Input
ADS#	AE-20	AGTL I/O
THERMDN	AE-21	Power/Other
V _{CC}	AE-22	Power/Other
Reserved	AE-23	Reserved for future use
V _{CC}	AE-24	Power/Other
V _{SS}	AE-25	Power/Other
V _{SS}	AE-26	Power/Other
V _{SS}	AF-1	Power/Other
A28#	AF-2	AGTL I/O
V _{CC}	AF-3	Power/Other
A15#	AF-4	AGTL I/O
A13#	AF-5	AGTL I/O
A9#	AF-6	AGTL I/O
V _{SS}	AF-7	Power/Other
V _{CC}	AF-8	Power/Other
BNR#	AF-9	AGTL I/O
A7#	AF-10	AGTL I/O
V _{SS}	AF-11	Power/Other
V _{CC}	AF-12	Power/Other
DEFER#	AF-13	AGTL Input
LOCK#	AF-14	AGTL I/O
V _{SS}	AF-15	Power/Other
V _{CC}	AF-16	Power/Other
PWRGD	AF-17	CMOS Input
DRDY#	AF-18	AGTL I/O
V _{SS}	AF-19	Power/Other
V _{CC}	AF-20	Power/Other
THERMDP	AF-21	Power/Other
Reserved	AF-22	Reserved for future use
V _{SS}	AF-23	Power/Other
Reserved	AF-24	Reserved for future use
Reserved	AF-25	Reserved for future use
V _{SS}	AF-26	Power/Other

Table 5-2 Signal Listing in Order by Ball Number (Continued)

Ball Name	Ball No.	Type	Ball Name	Ball No.	Type
D19#	B-1	AGTL I/O	V _{TT}	C-13	Power/Other
V _{SS}	B-2	Power/Other	V _{SS}	C-14	Power/Other
V _{CC}	B-3	Power/Other	D40#	C-15	AGTL I/O
D26#	B-4	AGTL I/O	D63#	C-16	AGTL I/O
V _{SS}	B-5	Power/Other	V _{CC}	C-17	Power/Other
D35#	B-6	AGTL I/O	V _{TT}	C-18	Power/Other
D28#	B-7	AGTL I/O	D57#	C-19	AGTL I/O
D43#	B-8	AGTL I/O	PICCLK	C-20	APIC Clock Input
D22#	B-9	AGTL I/O	V _{TT}	C-21	Power/Other
D36#	B-10	AGTL I/O	D62#	C-22	AGTL I/O
D45#	B-11	AGTL I/O	D60#	C-23	AGTL I/O
D27#	B-12	AGTL I/O	Reserved	C-24	Reserved for future use
D42#	B-13	AGTL I/O	V _{CC}	C-25	Power/Other
D51#	B-14	AGTL I/O	DVIDEN	C-26	Power/Other
D47#	B-15	AGTL I/O	D24#	D-1	AGTL I/O
V _{CC}	B-16	Power/Other	V _{CC}	D-2	Power/Other
D52#	B-17	AGTL I/O	D7#	D-3	AGTL I/O
D48#	B-18	AGTL I/O	V _{CC}	D-4	Power/Other
D54#	B-19	AGTL I/O	V _{CC}	D-5	Power/Other
D46#	B-20	AGTL I/O	V _{SS}	D-6	Power/Other
D58#	B-21	AGTL I/O	V _{SS}	D-7	Power/Other
V _{SS}	B-22	Power/Other	V _{CC}	D-8	Power/Other
V _{CC}	B-23	Power/Other	V _{CC}	D-9	Power/Other
D61#	B-24	AGTL I/O	V _{SS}	D-10	Power/Other
V _{SS}	B-25	Power/Other	V _{SS}	D-11	Power/Other
V _{SS}	B-26	Power/Other	V _{CC}	D-12	Power/Other
V _{CC}	C-1	Power/Other	V _{CC}	D-13	Power/Other
D30#	C-2	AGTL I/O	V _{SS}	D-14	Power/Other
V _{SS}	C-3	Power/Other	V _{SS}	D-15	Power/Other
D16#	C-4	AGTL I/O	VREF1	D-16	Power/Other
D25#	C-5	AGTL I/O	V _{CC}	D-17	Power/Other
D33#	C-6	AGTL I/O	V _{SS}	D-18	Power/Other
D29#	C-7	AGTL I/O	V _{SS}	D-19	Power/Other
D34#	C-8	AGTL I/O	V _{CC}	D-20	Power/Other
V _{CC}	C-9	Power/Other	V _{CC}	D-21	Power/Other
V _{TT}	C-10	Power/Other	V _{SS}	D-22	Power/Other
D39#	C-11	AGTL I/O	VREF0	D-23	Power/Other
D44#	C-12	AGTL I/O	V _{CC}	D-24	Power/Other

Table 5-2 Signal Listing in Order by Ball Number (Continued)


Ball Name	Ball No.	Type
V _{SS}	D25	Power/Other
Reserved	D-26	Reserved for future use
V _{CC}	E-1	Power/Other
V _{SS}	E-2	Power/Other
D20#	E-3	AGTL I/O
V _{SS}	E-4	Power/Other
V _{CC}	E-8	Power/Other
V _{TT}	E-9	Power/Other
V _{CC}	E-13	Power/Other
V _{SS}	E-14	Power/Other
V _{TT}	E-18	Power/Other
V _{SS}	E-19	Power/Other
V _{CC}	E-23	Power/Other
V _{TT}	E-24	Power/Other
V _{SS}	E-25	Power/Other
BR4	E-26	Power/Other
D13#	F-1	AGTL I/O
D3#	F-2	AGTL I/O
V _{CC}	F-3	Power/Other
V _{CC}	F-4	Power/Other
V _{SS}	F-23	Power/Other
V _{CC}	F-24	Power/Other
V _{SS}	F-25	Power/Other
Reserved	F-26	Reserved for future use
V _{SS}	G-1	Power/Other
V _{TT}	G-2	Power/Other
D11#	G-3	AGTL I/O
VREF2	G-4	Power/Other
V _{SS}	G-23	Power/Other
V _{SS}	G-24	Power/Other
V _{TT}	G-25	Power/Other
APIC_EN	G-26	Power/Other
V _{CC}	H-1	Power/Other
D14#	H-2	AGTL I/O
D2#	H-3	AGTL I/O
V _{SS}	H-4	Power/Other
V _{SS}	H-5	Power/Other
V _{CC}	H-22	Power/Other

Ball Name	Ball No.	Type
V _{CC}	H-23	Power/Other
NMI	H-24	CMOS Input
INTR	H-25	CMOS Input
V _{SS}	H-26	Power/Other
D9#	J-1	AGTL I/O
D18#	J-2	AGTL I/O
V _{SS}	J-3	Power/Other
V _{SS}	J-4	Power/Other
V _{TT}	J-5	Power/Other
V _{TT}	J-22	Power/Other
RTTCTRL	J-23	Power/Other
V _{CC}	J-24	Power/Other
V _{SS}	J-25	Power/Other
V _{CC}	J-26	Power/Other
D10#	K-1	AGTL I/O
D12#	K-2	AGTL I/O
V _{CC}	K-3	Power/Other
V _{CC}	K-4	Power/Other
PICD0	K-23	APIC I/O
NCHCTRL	K-24	Power/Other
V _{CC}	K-25	Power/Other
V _{CC}	K-26	Power/Other
V _{SS}	L-1	Power/Other
V _{CC}	L-2	Power/Other
D17#	L-3	AGTL I/O
VREF3	L-4	Power/Other
V _{SS}	L-23	Power/Other
Reserved	L-24	Reserved for future use
Reserved	L-25	Reserved for future use
V _{SS}	L-26	Power/Other
V _{CC}	M-1	Power/Other
D5#	M-2	AGTL I/O
D8#	M-3	AGTL I/O
V _{SS}	M-4	Power/Other
BCLK	M-23	System Bus Clock
PICD1	M-24	APIC I/O
Reserved	M-25	Reserved for future use
BR3	M-26	Power/Other

Table 5-2 Signal Listing in Order by Ball Number (Continued)

Ball Name	Ball No.	Type	Ball Name	Ball No.	Type
D1#	N-1	AGTL I/O	V _{SS}	U-4	Power/Other
D6#	N-2	AGTL I/O	V _{CC}	U-23	Power/Other
V _{SS}	N-3	Power/Other	V _{CC}	U-24	Power/Other
V _{SS}	N-4	Power/Other	FLUSH#	U-25	CMOS Input
V _{SS}	N-5	Power/Other	Reserved	U-26	Reserved for future use
V _{CC}	N-22	Power/Other	A27#	V-1	AGTL I/O
BCLKB	N-23	System Bus Clock	A30#	V-2	AGTL I/O
V _{CC}	N-24	Power/Other	V _{CC}	V-3	Power/Other
V _{SS}	N-25	Power/Other	V _{CC}	V-4	Power/Other
BR2	N-26	Power/Other	V _{TT}	V-5	Power/Other
D4#	P-1	AGTL I/O	V _{TT}	V-22	Power/Other
D15#	P-2	AGTL I/O	V _{SS}	V-23	Power/Other
V _{TT}	P-3	Power/Other	V _{SS}	V-24	Power/Other
V _{CC}	P-4	Power/Other	IERR#	V-25	CMOS Output
V _{CC}	P-5	Power/Other	V _{TT}	V-26	Power/Other
V _{SS}	P-22	Power/Other	V _{SS}	W-1	Power/Other
V _{SS}	P-23	Power/Other	V _{CC}	W-2	Power/Other
V _{SS}	P-24	Power/Other	A24#	W-3	AGTL I/O
V _{SS}	P-25	Power/Other	V _{SS}	W-4	Power/Other
BR1	P-26	Power/Other	V _{SS}	W-5	Power/Other
V _{SS}	R-1	Power/Other	V _{SS}	W-22	Power/Other
V _{CC}	R-2	Power/Other	V _{SS}	W-23	Power/Other
D0#	R-3	AGTL I/O	A20M#	W-24	CMOS Input
VREF4	R-4	Power/Other	V _{CC}	W-25	Power/Other
PLL2	R-23	Power/Other	V _{TT}	W-26	Power/Other
Reserved	R-24	Reserved for future use	V _{SS}	Y-1	Power/Other
V _{CC}	R-25	Power/Other	A23#	Y-2	AGTL I/O
BR0	R-26	Power/Other	A20#	Y-3	AGTL I/O
V _{CC}	T-1	Power/Other	V _{SS}	Y-4	Power/Other
A26#	T-2	AGTL I/O	V _{CC}	Y-23	Power/Other
RESET#	T-3	AGTL Input	STPCLK#	Y-24	CMOS Input
V _{SS}	T-4	Power/Other	IGNNE#	Y-25	CMOS Input
PLL1	T-23	Power/Other	V _{SS}	Y-26	Power/Other
FERR#	T-24	CMOS Output			
V _{TT}	T-25	Power/Other			
V _{SS}	T-26	Power/Other			
A29#	U-1	AGTL I/O			
A18#	U-2	AGTL I/O			
V _{TT}	U-3	Power/Other			

Figure 5-2. EBG Dimensions



Allowable Pressure on the top of the package is 800 kPa (116 Psi)

Figure 5-3. C3-M Top Marking Diagram



Table 5-3. C3-M Top Marking Specifications

Symbol Descriptions						
S	Indicates that M/B numbers should be implemented to adjust the clock-ratio.					
E	Indicates that the Tc spec. of 85°C.					
T	Indicates termination on die.					
G	The part is made of lead-free materials.					
Part Number		Speed Code – core and FSB speed				
A	Wafer Revision	A.A	BBB	CC.C	D.DD	Description
B	Package	1.0	133	7.5	1.25	1.0AGHz
C	Wafer Vendor	1.1	133	8.0	1.25	1.1AGHz
D	Fab#	1.2	133	8.5	1.25	1.2AGHz
E	Package Code	1.2	200	-	-	-
Date Code		1.3	133	-	-	1.3AGHz
YY	Year of As-	1.3	200	-	-	-
WW	Week of As-	1.4	133	-	-	1.4AGHz
		1.4	200	-	-	-

Figure 5-4. C3-M LV Top Marking Diagram



Table 5-4. C3-M LV Top Marking Specifications

Symbol Descriptions			
S	Indicates that M/B jumpers should be implemented to adjust the clock-		
E	Indicates that the Tc spec. of 85°C.		
T	Indicates termination on die.		
G	The part is made of lead-free materials.		
Part Number		Speed Code – core and FSB speed	
A	Wafer Revision	A.A	1.0
B	Package Method	BBB	133
C	Wafer Vendor	CC.C	7.5
D	Fab#	D.DD	1.05
E	Package Code	Description	1.0AGHz
Date Code			
YY	Year of Assembly		
WW	Week of Assembly		

SECTION

6**THERMAL SPECIFICATIONS****6.1 INTRODUCTION**

The VIA C3-M is specified for operation with device case temperatures in the range of 0°C to 85°C. Operation outside of this range will result in functional failures and may potentially damage the device.

Care must be taken to ensure that the case temperature remains within the specified range at all times during operation. An effective heat sink with adequate airflow is therefore a requirement during operation.

6.2 TYPICAL ENVIRONMENTS

Typical thermal solutions involve three components: a heat sink, an interface material between the heat sink and the package, and a source of airflow. The best thermal solutions rely on the use of all three components. To the extent that any of these components are not used, the other components must be improved to compensate for such omission. In particular, the use of interface material such as thermal grease, silicone paste, or graphite paper can make a 40°C difference in the case temperature. Likewise, the imposition of airflow is realistically a requirement.

6.3 MEASURING T_C

The case temperature (T_C) should be measured by attaching a thermocouple to the center of the VIA C3-M package. The heat produced by the processor is very localized so measuring the case temperature anywhere else will underestimate the case temperature.

The presence of a thermocouple is inherently invasive; effort must be taken to minimize the effect of the measurement. The thermocouple should be attached to the processor through a small hole drilled in the

heat sink. Thermal grease should be used to ensure that the thermocouple makes good contact with the package, but the thermocouple should not come in direct contact with the heat sink.

Physical Test Conditions

Case temperature measurements should be made in the worst case operating environments. Ideally, systems should be maximally configured, and tested at the worst-case ambient temperature.

Test Patterns

During normal operation the processor attempts to minimize power consumption. Consequently, normal power consumption is much lower than the maximum power consumption. Thermal testing should be done while running software which causes the processor to operate at its thermal limits.

6.4 MEASURING T_J

The junction temperature of the die can be measured by using the processor's on-chip diode.

6.5 ESTIMATING T_C

The VIA C3-M processor's case temperature can be estimated based on the general characteristics of the thermal environment. This estimate is not intended as a replacement for actual measurement.

Case temperature can be estimated where,

T_A \equiv Ambient Temperature

T_C \equiv Case Temperature

θ_{CA} \equiv case-to-ambient thermal resistance

θ_{JA} \equiv junction-to-ambient thermal resistance

θ_{JC} \equiv junction-to-case thermal resistance ()

P \equiv power consumption (Watts)

and,

The EBGA with heat spreader has $\theta_{JC} = 0.9^\circ\text{C}/\text{W}$.

$$T_J = T_C + (P * \theta_{JC})$$

$$T_A = T_J - (P * \theta_{JA})$$

$$T_A = T_C - (P * \theta_{CA})$$

$$\theta_{CA} = \theta_{JA} - \theta_{JC}$$

SECTION



MACHINE SPECIFIC REGISTERS

7.1 GENERAL

Table 7-1 and Table 7-2 summarize the VIA C3-M processor machine-specific registers (MSRs). Further description of each MSR follows the table. MSRs are read using the RDMSR instruction and written using the WRMSR instruction.

There are four basic groups of MSRs (not necessarily with contiguous addresses). Other than as defined below, a reference to an undefined MSR causes a General Protection exception.

1. Generally these registers can have some utility to low-level programs (like BIOS).

Note that some of the MSRs (address 0 to 0x4FF) have no function in the VIA C3-M processor. These MSRs do not cause a GP when used on the VIA C3-M processor; instead, reads to these MSRs return zero, and writes are ignored. Some of these undocumented MSRs may have ill side effects when written to indiscriminately. Do not write to undocumented MSRs.

2. There are some undocumented internal-use MSRs used for low-level hardware testing purposes. Attempts to read or write these undocumented MSRs cause unpredictable and disastrous results; so don't use MSRs that are not documented in this datasheet!
3. MSRs used for cache and TLB testing. These use MSR addresses that are not used on compatible processor. These test functions are very low-level and complicated to use. They are not documented in this datasheet but the information will be provided to customers given an appropriate justification

MSRs are not reinitialized by the bus INIT interrupt; the setting of MSRs is preserved across INIT.

Table 7-1. Category 1 MSRs

MSR	MSR NAME	ECX	EDX	EAX	TYPE	NOTES
-----	----------	-----	-----	-----	------	-------

MSR	MSR NAME	ECX	EDX	EAX	TYPE	NOTES
TSC	Time Stamp Counter	10h	TSC[63:32]	TSC[31:0]	RW	
EBL_CR_POWERON	EBL_CR_POWERON	2Ah	n/a	Control bits	RW	
PERFCTR0	Performance counter 0	C1h	TSC[39:32]	TSC[31:0]	RW	1
PERFCTR1	Performance counter 1	C2h	0	Count[31:0]	RW	
BBL_CR_CTL3	L2 Hardware Disabled	11Eh	n/a	00800000h	RO	
EVNTSEL0	Event counter 0 select	186h	n/a	00470079h	RO	1
EVNTSEL1	Event counter 1 select	187h	n/a	Control bits	RW	
MTRR	MTRRphysBase0	200h	Control bits	Control bits	RW	
MTRR	MTRRphysMask0	201h	Control bits	Control bits	RW	
MTRR	MTRRphysBase1	202h	Control bits	Control bits	RW	
MTRR	MTRRphysMask1	203h	Control bits	Control bits	RW	
MTRR	MTRRphysBase2	204h	Control bits	Control bits	RW	
MTRR	MTRRphysMask2	205h	Control bits	Control bits	RW	
MTRR	MTRRphysBase3	206h	Control bits	Control bits	RW	
MTRR	MTRRphysMask3	207h	Control bits	Control bits	RW	
MTRR	MTRRphysBase4	208h	Control bits	Control bits	RW	
MTRR	MTRRphysMask4	209h	Control bits	Control bits	RW	
MTRR	MTRRphysBase5	20Ah	Control bits	Control bits	RW	
MTRR	MTRRphysMask5	20Bh	Control bits	Control bits	RW	
MTRR	MTRRphysBase6	20Ch	Control bits	Control bits	RW	
MTRR	MTRRphysMask6	20Dh	Control bits	Control bits	RW	
MTRR	MTRRphysBase7	20Eh	Control bits	Control bits	RW	
MTRR	MTRRphysMask7	20Fh	Control bits	Control bits	RW	
MTRR	MTRRfix64K_00000	250h	Control bits	Control bits	RW	
MTRR	MTRRfix16K_80000	258h	Control bits	Control bits	RW	
MTRR	MTRRfix16K_A0000	259h	Control bits	Control bits	RW	
MTRR	MTRRfix4K_C0000	268h	Control bits	Control bits	RW	
MTRR	MTRRfix4K_C8000	269h	Control bits	Control bits	RW	
MTRR	MTRRfix4K_D0000	26Ah	Control bits	Control bits	RW	
MTRR	MTRRfix4K_D8000	26Bh	Control bits	Control bits	RW	
MTRR	MTRRfix4K_E0000	26Ch	Control bits	Control bits	RW	
MTRR	MTRRfix4K_E8000	26Dh	Control bits	Control bits	RW	
MTRR	MTRRfix4K_F0000	26Eh	Control bits	Control bits	RW	
MTRR	MTRRfix4K_F8000	26Fh	Control bits	Control bits	RW	
MTRR	MTRRdefType	2FFh	Control bits	Control bits	RW	

Notes:

1. PERFCTR0 is an alias for the lower 40 bits of the Time Stamp Counter. EVNTSEL0 is a read only MSR that reflects this limitation.

Table 7-2. Category 2 MSRs

MSR	MSR NAME	ECX	EDX	EAX	TYPE	NOTES
FCR	Feature Control Reg	1107h	n/a	FCR value	RW	
FCR2	Feature Control Reg 2	1108h	FCR2_Hi	FCR2 value	RW	1
FCR3	Feature Control Reg 3	1109h	FCR3_Hi	FCR3 value	WO	1

Notes:

1. FCR2 and FCR3 provide system software with the ability to specify the Vendor ID string returned by the CPUID instruction.

7.2 CATEGORY 1 MSRS

10H: TSC (TIME STAMP COUNTER)

VIA C3-M processor has a 64-bit MSR that materializes the Time Stamp Counter (TSC). System increments the TSC once per processor clock. The TSC is incremented even during AutoHalt or StopClock. A WRMSR to the TSC will clear the upper 32 bits of the TSC.

2AH: EBL_CR_POWERON

31:27	27	26	25:22	21:20	19:18	17:15	14	13	12:0
Res '11000'	BF4	Low-PowerEn '1'	BF[3:0]	Res	BSEL	Res	1MPOV	IOQDepth	Reserved (Ignored on write; returns 0 on read)
5	1	1	4	2	2	3	1	1	13

IOQDepth: 0 = In Order Queue Depth with up to 8 transactions
 1 = 1 transaction

1MPOV: 0 = Power on Reset Vector at 0xFFFFFFFF0 (4Gbytes)
 1 = Power on Reset Vector at 0x000FFFF0 (1 Mbyte)

BSEL: 01 = 133 MHz Bus
 10 = 100 MHz Bus

BF[4:0]: Bus Clock Frequency Ratio

Table 7-3. Bus Clock Frequency Ratio


Clock Multiplier	MSR 0x2A [27]	MSR 0x2A [25:22]
5.0	0	0000b
16.0	0	0001b
Reserved	0	0010b
10.0	0	0011b
5.5	0	0100b
Reserved	0	0101b
Reserved	0	0110b
9.5	0	0111b
9.0	0	1000b
7.0	0	1001b
8.0	0	1010b
6.0	0	1011b
12.0	0	1100b
7.5	0	1101b
8.5	0	1110b
6.5	0	1111b
9.0	1	0000b
11.0	1	0001b
12.0	1	0010b
10.0	1	0011b
13.5	1	0100b
11.5	1	0101b
12.5	1	0110b
10.5	1	0111b
13.0	1	1000b
15.0	1	1001b
16.0	1	1010b
14.0	1	1011b
12.0	1	1100b
15.5	1	1101b
Reserved	1	1110b
14.5	1	1111b

LowPowerEn: This bit always set to '1'

C1H-C2H: PERFCTR0 & PERFCTR1

These are events counters 0 and 1. VIA C3-M processor's PERFCTR0 is an alias for the lower 40 bits of the TSC.

11EH: BBL_CR_CTL3



The VIA C3-M processor does contain an L2 cache. For compatibility, this read-only MSR indicates to the BIOS or system software that the L2 is disabled even if the L2 is enabled.

L2_Hdw_Disable: This bit always set to '1'

186H: EVNTSEL0 (EVENT COUNTER 0 SELECT)

31:24	23:16	15:9	8:0
<i>Reserved</i>	<i>Reserved</i>	<i>Reserved</i>	CTR0 Event Select = 79h
8	8	7	9

PERFCTR0 is an alias for the lower 40 bits of the Time Stamp Counter. EVNTSEL0 is a read only MSR which reflects this limitation. The CTR0_Event Select field always returns 0x0079, which corresponds to counting of processor clocks.

187H: EVNTSEL1 (EVENT COUNTER 1 SELECT)

31:24	23:16	15:9	8:0
<i>Reserved</i>	<i>Reserved</i>	<i>Reserved</i>	CTR1 Event Select
8	8	7	9

VIA C3-M processor have two MSRs that contain bits defining the behavior of the two hardware event counters: PERFCTR0 and PERFCTR1.

The CTR1_Event_Select control field defines which of several possible events is counted. The possible Event Select values for PERFCTR1 are listed in the table below. Note that CTR1_Event_Select is a 9-bit field.

The EVNTSEL1 register should be written before PERFCTR1 is written to initialize the counter. The counts are not necessarily perfectly exact; the counters are intended for use over a large number of events and may differ by one or two counts from what might be expected.

Most counter events are internal implementation-dependent debug functions, having no meaning to software. The counters that can have end-user utility are:

EVENT	DESCRIPTION
C0h	Instructions executed
1C0h	Instructions executed and string iterations
79h	Internal clocks (default event for CTR0)

7.3 CATEGORY 2 MSRS

1107H: FCR (FEATURE CONTROL REGISTER)

The FCR controls the major optional feature capabilities of the VIA C3-M processor. Table 7-4 contains the bit values for the FCR. The default settings shown for the FCR bits are not necessarily exact. The actual settings can be changed as part of the manufacturing process and thus a particular VIA C3-M processor version can have slightly different default settings than shown here. All reserved bit values of the FCR must be preserved by using a read-modify-write sequence to update the FCR.

Table 7-4. FCR Bit Assignments

BIT	NAME	DESCRIPTION	DEFAULT
0	ALTINST	<i>Reserved for test & special uses</i>	0
1	ECX8	Enables CPUID reporting CMPXCHG8B	1
2		<i>Reserved</i>	0
3		<i>Reserved</i>	0
4		<i>Reserved</i>	0
5	DSTPCLK	Disables supporting STPCLK	0
6		<i>Reserved</i>	0
7	EPGE	Enables CR4.PGE and CPUID.PGE (Page Global Enable)	1
8	DL2	Disables L2 Cache	0
9		<i>Reserved</i>	1
10		<i>Reserved</i>	0
11		<i>Reserved</i>	0
12	EBRPRED	Enables Branch Prediction	1
13	DIC	Disables I-Cache	0
14	DDC	Disables D-Cache	0
31:15		<i>Reserved</i>	0/1

ALTINST: 0 = Normal x86 instruction execution.

1 = Alternate instruction set execution is enabled (see details below)

ECX8: 0 = The CPUID instruction does not report the presence of the CMPXCHG8B instruction (CX8 = 0). The instruction actually exists and operates correctly, however.

1 = The CPUID instruction reports that the CMPXCHG8B instruction is supported (CX8 = 1).

DSTPCLK: 0 = STPCLK interrupt properly supported.

1 = Ignores SPCLK interrupt.

EPGE: 0 = The processor does not support Page Global Enable and therefore CPUID Feature Flags reports EDX[13]=0; attempts to set CR4.PGE are ignored.

1 = The processor supports Page Global Enable and therefore CPUID Feature Flags reports EDX[13]=1; CR4.PGE can be set to 1.

DL2: 0 = L2 Cache enabled.

1 = L2 Cache disabled.

EBRPRED: 0 = Disables branch prediction function.

1 = Enables branch prediction function.



DIC: 0 = Enables use of I-Cache.

1 = Disables use of I-Cache: cache misses are performed as single transfer bus cycles, PCD is de-asserted. This overrides any setting of CR0.CD and CR0.NW.

DDC: 0 = Enables use of D-Cache.
 1 = Disables use of D-Cache: same semantics as for DIC except for D-Cache.

1108H: FCR2 (FEATURE CONTROL REGISTER 2)

This MSR contains more feature control bits — many of which are undefined. It is important that all reserved bits are preserved by using a read-modify-write sequence to update the MSR.



AVS: 0 = The CPUID instruction vendor ID is “CentaurHauls”
 1 = The CPUID instruction returns the alternate Vendor ID. The first 8 characters of the alternate Vendor ID are stored in FCR3 and the last 4 characters in FCR2[63:32]. These 12 characters are undefined after RESET and may be loaded by system software using WRMSR.

Family ID: This field will be returned as the family ID field by subsequent uses of the CPUID instruction

Model ID: This field will be returned as the model ID field by subsequent uses of the CPUID instruction

1109H: FCR (FEATURE CONTROL REGISTER 3)

This MSR contains the first 8 characters of the alternate Vendor ID. The alternate Vendor ID is returned by the CPUID instruction when FCR2[AVS] is set to ‘1’. FCR3 is a write-only MSR.

