

**NT1GD64S8HB0GY / NT512D64S88B0GY / NT512D72S89B0GY / NT256D64SH4B0GY
 NT1GD64S8HB0G / NT512D64S88B0G / NT512D72S89B0G / NT256D64SH4B0G
 1GB, 512MB, 256MB and 512MB(ECC)
 PC3200 and PC2700
 Unbuffered DDR DIMM**



184 pin Unbuffered DDR DIMM

Based on DDR400/333 512M bit Die B device

Features

- 184 Dual In-Line Memory Module (DIMM)
- Unbuffered DDR DIMM based on 110nm 512M bit die B device
- ECC support in 512MB modules
- Performance:

	PC2700	PC3200	
Speed Sort	6K	5T	Unit
DIMM \overline{CAS} Latency	2.5	3	
f_{CK} Clock Frequency	166	200	MHz
t_{CK} Clock Cycle	6	5	ns
f_{DQ} DQ Burst Frequency	333	400	MHz

- Intended for 200 and 166 MHz applications
- Inputs and outputs are SSTL-2 compatible
- $V_{DD} = V_{DDQ} = 2.5V \pm 0.2V$ (6K); $V_{DD} = V_{DDQ} = 2.6V \pm 0.1V$ (5T)
- SDRAMs have 4 internal banks for concurrent operation
- Differential clock inputs
- Data is read or written on both clock edges

- DRAM DLL aligns DQ and DQS transitions with clock transitions
- Address and control signals are fully synchronous to positive clock edge
- Programmable Operation:
 - DIMM \overline{CAS} Latency: 2, 2.5 (6K); 2, 2.5 (5T)
 - Burst Type: Sequential or Interleave
 - Burst Length: 2, 4, 8
 - Operation: Burst Read and Write
- Auto Refresh (CBR) and Self Refresh Modes
- Automatic and controlled precharge commands
- 7.8 μs Max. Average Periodic Refresh Interval
- Serial Presence Detect EEPROM
- Gold contacts on module PCB
- Available as Lead and Halogen free products

Description

NT1GD64S8HB0G and NT1GD64S8HB0GY (green part) is an unbuffered 200-Pin Double Data Rate (DDR) Synchronous DRAM Unbuffered Dual In-Line Memory Module (UDIMM) and are organized as two ranks of 64Mbx64 high-speed memory array using sixteen 64Mx8 DDR SDRAMs TSOP packages. NT512D64SH8B0G and NT512D64SH8B0GY are unbuffered 200-Pin DDR Synchronous DRAM UDIMM and are organized as a single rank of 64Mbx64 high-speed memory array using eight 32Mx16 DDR SDRAMs TSOP packages. NT256D64SH4B0G and NT256D64SH4B0GY are unbuffered 200-Pin DDR Synchronous DRAM UDIMM and are organized as a single rank of 32Mbx64 high-speed memory array using four 32Mx16 DDR SDRAMs TSOP packages.

For ECC support, NT512D72S89B0G and NT512D72S89B0GY are unbuffered 200-Pin DDR Synchronous DRAM UDIMM with ECC and are organized as a single rank of 64Mbx72 high-speed memory array using nine 64Mx8 DDR SDRAMs TSOP packages.

Depending on the speed grade, these DIMMs are intended for use in applications operating up to 200 MHz clock speeds and achieves high-speed data transfer rates of up to 400 MHz. Prior to any access operation, the device \overline{CAS} latency and burst type/ length/operation type must be programmed into the DIMM by address inputs and I/O inputs BA0 and BA1 using the mode register set cycle.

The DIMM uses a serial EEPROM and through the use of a standard IIC protocol the serial presence-detect implementation (SPD) can be accessed. The first 128 bytes of the SPD data are programmed with the module characteristics as defined by JEDEC.



Ordering Information

Part Number	Size	Speed			Power	Leads
NT1GD64S8HB0G-5T	128Mx64	DDR400 Devices	PC3200 3-3-3	200MHz (5ns @ CL = 3)	2.6V	Gold
NT512MD72S89B0G-5T	64x72					
NT512D64S88B0G-5T	64x64					
NT256D64SH4B0G-5T	32x64					
NT1GD64S8HB0G-6K	128Mx64	DDR333 Devices	PC2700 2.5-3-3	166MHz (6ns @ CL = 2.5)	2.5V	
NT512D64S88B0G-6K	64x64					
NT256D64SH4B0G-6K	32x64					

Green Part Number	Size	Speed			Power	Leads
NT1GD64S8HB0GY-5T	128Mx64	DDR400 Devices	PC3200 3-3-3	200MHz (5ns @ CL = 3)	2.6V	Gold lead free halogen free
NT512MD72S89B0GY-5T	64x72					
NT512D64S88B0GY-5T	64x64					
NT256D64SH4B0GY-5T	32x64					
NT1GD64S8HB0GY-6K	128Mx64	DDR333 Devices	PC2700 2.5-3-3	166MHz (6ns @ CL = 2.5)	2.5V	
NT512D64S88B0GY-6K	64x64					
NT256D64SH4B0GY-6K	32x64					

For the closest sales office or information, please visit: www.nanya.com

Nanya Technology Corporation
 Hwa Ya Technology Park 669
 Fu Hsing 3rd Rd., Kueishan,
 Taoyuan, 333, Taiwan, R.O.C.
 Tel: +886-3-328-1688

**NT1GD64S8HB0GY / NT512D64S88B0GY / NT512D72S89B0GY / NT256D64SH4B0GY
 NT1GD64S8HB0G / NT512D64S88B0G / NT512D72S89B0G / NT256D64SH4B0G
 1GB, 512MB, 256MB and 512MB(ECC)
 Unbuffered DDR DIMM**



Pin Description

CK0, CK1, CK2, $\overline{\text{CK0}}$, $\overline{\text{CK1}}$, $\overline{\text{CK2}}$	Differential Clock Inputs.	DQ0-DQ63	Data input/output
$\overline{\text{S0}}$, $\overline{\text{S1}}$	SDRAM chip select lines (Physical banks 0&1)	CB0-CB7	DIMM ECC check bits
CKE0, CKE1	Clock Enable	DQS0-DQS8	Bidirectional data strobes
$\overline{\text{RAS}}$	Row Address Strobe	DM0-DM8	Input Data Mask
$\overline{\text{CAS}}$	Column Address Strobe	V_{DD}	Power
$\overline{\text{WE}}$	Write Enable	V_{DDQ}	Supply voltage for DQs
$\overline{\text{S0}}$, $\overline{\text{S1}}$	Chip Selects	V_{SS}	Ground
A0-A9, A11, A12	Address Inputs	NC	No Connect
A10/AP	Address Input/Auto-precharge	SCL	Serial Presence Detect Clock Input
BA0, BA1	SDRAM Bank Address Inputs	SDA	Serial Presence Detect Data input/output
V_{REF}	Ref. Voltage for SSTL_2 inputs	SA0-2	Serial Presence Detect Address Inputs
V_{DDID}	V_{DD} Identification flag.	V_{DDSPD}	Serial EEPROM positive power supply

**NT1GD64S8HB0GY / NT512D64S88B0GY / NT512D72S89B0GY / NT256D64SH4B0GY
 NT1GD64S8HB0G / NT512D64S88B0G / NT512D72S89B0G / NT256D64SH4B0G
 1GB, 512MB, 256MB and 512MB(ECC)
 Unbuffered DDR DIMM**



Pinout

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	V _{REF}	93	V _{SS}	32	A5	124	V _{SS}	62	V _{DDQ}	154	$\overline{\text{RAS}}$
2	DQ0	94	DQ4	33	DQ24	125	A6	63	$\overline{\text{WE}}$	155	DQ45
3	V _{SS}	95	DQ5	34	V _{SS}	126	DQ28	64	DQ41	156	V _{DDQ}
4	DQ1	96	V _{DDQ}	35	DQ25	127	DQ29	65	$\overline{\text{CAS}}$	157	$\overline{\text{S0}}$
5	DQS0	97	DM0/DQS9	36	DQS3	128	V _{DDQ}	66	V _{SS}	158	$\overline{\text{S1}}$
6	DQ2	98	DQ6	37	A4	129	DM3/DQS12	67	DQS5	159	DM5/DQS14
7	V _{DD}	99	DQ7	38	V _{DD}	130	A3	68	DQ42	160	V _{SS}
8	DQ3	100	V _{SS}	39	DQ26	131	DQ30	69	DQ43	161	DQ46
9	NC	101	NC	40	DQ27	132	V _{SS}	70	V _{DD}	162	DQ47
10	NC	102	NC	41	A2	133	DQ31	71	NC	163	NC
11	V _{SS}	103	NC	42	V _{SS}	134	NC, CB4	72	DQ48	164	V _{DDQ}
12	DQ8	104	V _{DDQ}	43	A1	135	NC, CB5	73	DQ49	165	DQ52
13	DQ9	105	DQ12	44	NC, CB0	136	V _{DDQ}	74	V _{SS}	166	DQ53
14	DQS1	106	DQ13	45	NC, CB1	137	CK0	75	$\overline{\text{CK2}}$	167	NC
15	V _{DDQ}	107	DM1/DQS10	46	V _{DD}	138	$\overline{\text{CK0}}$	76	CK2	168	V _{DD}
16	CK1	108	V _{DD}	47	NC, DQS8	139	V _{SS}	77	V _{DDQ}	169	DM6/DQS15
17	$\overline{\text{CK1}}$	109	DQ14	48	A0	140	NC, DM8/DQS17	78	DQS6	170	DQ54
18	V _{SS}	110	DQ15	49	NC, CB2	141	A10	79	DQ50	171	DQ55
19	DQ10	111	CKE1	50	V _{SS}	142	NC, CB6	80	DQ51	172	V _{DDQ}
20	DQ11	112	V _{DDQ}	51	NC, CB3	143	V _{DDQ}	81	V _{SS}	173	NC
21	CKE0	113	NC	52	BA1	144	NC, CB7	82	V _{DDID}	174	DQ60
22	V _{DDQ}	114	DQ20		KEY		KEY	83	DQ56	175	DQ61
23	DQ16	115	A12	53	DQ32	145	V _{SS}	84	DQ57	176	V _{SS}
24	DQ17	116	V _{SS}	54	V _{DDQ}	146	DQ36	85	V _{DD}	177	DM7/DQS16
25	DQS2	117	DQ21	55	DQ33	147	DQ37	86	DQS7	178	DQ62
26	V _{SS}	118	A11	56	DQS4	148	V _{DD}	87	DQ58	179	DQ63
27	A9	119	DM2/DQS11	57	DQ34	149	DM4/DQS13	88	DQ59	180	V _{DDQ}
28	DQ18	120	V _{DD}	58	V _{SS}	150	DQ38	89	V _{SS}	181	SA0
29	A7	121	DQ22	59	BA0	151	DQ39	90	NC	182	SA1
30	V _{DDQ}	122	A8	60	DQ35	152	V _{SS}	91	SDA	183	SA2
31	DQ19	123	DQ23	61	DQ40	153	DQ44	92	SCL	184	V _{DDSPD}

Note: All pin assignments are consistent for all 8-byte unbuffered versions.



Input/Output Functional Description


Symbol	Type	Polarity	Function
CK0, CK1, CK2, $\overline{CK0}$, $\overline{CK1}$, $\overline{CK2}$	(SSTL)	Cross point	The system clock inputs. All address and command lines are sampled on the cross point of the rising edge of CK and falling edge of CK. A Delay Locked Loop (DLL) circuit is driven from the clock inputs and output timing for read operations is synchronized to the input clock.
CKE0, CKE1	(SSTL)	Active High	Activates the DDR SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode or the Self Refresh mode.
$\overline{S0}$, $\overline{S1}$	(SSTL)	Active Low	Enables the associated DDR SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue. Physical Bank 0 is selected by $\overline{S0}$; Bank 1 is selected by $\overline{S1}$.
\overline{RAS} , \overline{CAS} , \overline{WE}	(SSTL)	Active Low	When sampled at the positive rising edge of the clock, \overline{RAS} , \overline{CAS} , \overline{WE} define the operation to be executed by the SDRAM.
V_{REF}	Supply		Reference voltage for SSTL-2 inputs
V_{DDQ}	Supply		Isolated power supply for the DDR SDRAM output buffers to provide improved noise immunity
BA0, BA1	(SSTL)	-	Selects which SDRAM bank is to be active.
A0 - A9 A10/AP A11, A12	(SSTL)	-	During a Bank Activate command cycle, A0-A12 defines the row address (RA0-RA12) when sampled at the rising clock edge. During a Read or Write command cycle, A0-A9 defines the column address (CA0-CA9) when sampled at the rising clock edge. In addition to the column address, AP is used to invoke auto-precharge operation at the end of the Burst Read or Write cycle. If AP is high, auto-precharge is selected and BA0/BA1 defines the bank to be precharged. If AP is low, auto-precharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0/BA1 to control which bank(s) to precharge. If AP is high all 4 banks will be precharged regardless of the state of BA0/BA1. If AP is low, then BA0/BA1 are used to define which bank to pre-charge.
DQ0 - DQ63	(SSTL)	-	Data and Check Bit input/output pins operate in the same manner as on conventional DRAMs.
DQS0 - DQS7, DQS9 - DQS16	(SSTL)	Active High	Data strobes: Output with read data, input with write data. Edge aligned with read data, centered on write data. Used to capture write data.
CB0 - CB7	(SSTL)	-	Data Check Bit Input/Output pins. Used on ECC modules and is not used on x64 modules.
DM0 - DM8	Input	Active High	The data write masks, associated with one data byte. In Write mode, DM operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if it is high. In Read mode, DM lines have no effect. DM8 is associated with check bits CB0-CB7, and is not used on x64 modules.
V_{DD} , V_{SS}	Supply		Power and ground for the DDR SDRAM input buffers and core logic
SA0 - SA2		-	Address inputs. Connected to either V_{DD} or V_{SS} on the system board to configure the Serial Presence Detect EEPROM address.
SDA		-	This bi-directional pin is used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the SDA bus line to V_{DD} to act as a pull-up.
SCL		-	This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus time to V_{DD} to act as a pull-up.
V_{DDSPD}	Supply		Serial EEPROM positive power supply.

**NT1GD64S8HB0GY / NT512D64S88B0GY / NT512D72S89B0GY / NT256D64SH4B0GY
 NT1GD64S8HB0G / NT512D64S88B0G / NT512D72S89B0G / NT256D64SH4B0G
 1GB, 512MB, 256MB and 512MB(ECC)
 Unbuffered DDR DIMM**




Functional Block Diagram

2 Ranks, 16 devices, 64Mx8 DDR SDRAMs, NT1GD64S8HB0G(Y)




- BA0-BA1 → BA0-BA1 : SDRAMs D0-D15
- A0-A12 → A0-A12 : SDRAMs D0-D15
- RAS → RAS : SDRAMs D0-D15
- CAS → CAS : SDRAMs D0-D15
- CKE0 → CKE : SDRAMs D0-D7
- CKE1 → CKE : SDRAMs D8-D15
- WE → WE : SDRAMs D0-D15



* Clock Wiring	
Clock Input	SDRAMs
*CK0/CK0	4 SDRAMs
*CK1/CK1	6 SDRAMs
*CK2/CK2	6 SDRAMs

* Wire per Clock Loading Table/Wiring Diagrams




- Notes :**
1. DQ-to-I/O wiring is shown as recommended but may be changed.
 2. DQ/DQS/DM/CKE/S relationships must be maintained as shown.
 3. DQ, DQS, DM/DQS resistors: 22 Ohms +/-5%.
 4. VDDID Strap connections (for memory device VDD, VDDQ):
 STRAP OUT (OPEN): VDD = VDDQ
 STRAP IN (VSS): VDD is not equal to VDDQ.



Functional Block Diagram


1 Rank, 9 devices, 64Mx8 DDR SDRAMs, NT512D72S89B0G(Y)





Functional Block Diagram



1 Rank, 8 devices, 64Mx8 DDR SDRAMs, NT512D64S88B0G(Y)



- BA0-BA1 → BA0-BA1 : SDRAMs D0-D7
- A0-A12 → A0-A12 : SDRAMs D0-D7
- RAS → RAS : SDRAMs D0-D7
- CAS → CAS : SDRAMs D0-D7
- CKE0 → CKE : SDRAMs D0-D7
- WE → WE : SDRAMs D0-D7

* Clock Wiring	
Clock Input	SDRAMs
*CK0/CK0	2 SDRAMs
*CK1/CK1	3 SDRAMs
*CK2/CK2	3 SDRAMs

* Wire per Clock Loading Table/Wiring Diagrams




- Notes :**
1. DQ-to-I/O wiring is shown as recommended but may be changed.
 2. DQ/DQS/DM/CKE/S relationships must be maintained as shown.
 3. DQ, DQS, DM/DQS resistors: 22 Ohms +/- 5%.
 4. V_{DDID} strap connections (for memory device V_{DD}, V_{DDQ}):
 STRAP OUT (OPEN): V_{DD} = V_{DDQ}
 STRAP IN (V_{SS}): V_{DD} is not equal to V_{DDQ}.



Functional Block Diagram

1 Rank, 4 devices, 32Mx16 DDR SDRAMs, NT256D64SH4B0G(Y)



- Notes :
- DQ-to-I/O wiring is shown as recommended but may be changed.
 - DQ/DQS/DM/CKE/S relationships must be maintained as shown.
 - DQ, DQS, DM/DQS resistors: 22 Ohms +/- 5%.
 - V_{DDID} strap connections (for memory device V_{DD}, V_{DDQ}):
 STRAP OUT (OPEN): V_{DD} = V_{DDQ}
 STRAP IN (V_{SS}): V_{DD} is not equal to V_{DDQ}.

**NT1GD64S8HB0GY / NT512D64S88B0GY / NT512D72S89B0GY / NT256D64SH4B0GY
 NT1GD64S8HB0G / NT512D64S88B0G / NT512D72S89B0G / NT256D64SH4B0G
 1GB, 512MB, 256MB and 512MB(ECC)
 Unbuffered DDR DIMM**



Serial Presence Detect

SPD Description

Byte	Description	Byte	Description
0	Number of Serial PD Bytes Written during Production	27	Minimum Row Precharge Time (t_{RP})
1	Total Number of Bytes in Serial PD device	28	Minimum Row Active to Row Active delay (t_{RRD})
2	Fundamental Memory Type	29	Minimum RAS to CAS delay (t_{RCD})
3	Number of Row Addresses on Assembly	30	Minimum RAS Pulse Width (t_{RAS})
4	Number of Column Addresses on Assembly	31	Module Bank Density
5	Number of DIMM Rank	32	Address and Command Setup Time Before Clock
6	Data Width of Assembly	33	Address and Command Hold Time After Clock
7	Data Width of Assembly (cont')	34	Data Input Setup Time Before Clock
8	Voltage Interface Level of this Assembly	35	Data Input Hold Time After Clock
9	DDR SDRAM Device Cycle Time CL=2.5	36-40	Reserved
10	DDR SDRAM Device Access Time from Clock CL=2.5	41	Minimum Active/Auto-refresh Time (t_{RC})
11	DIMM Configuration Type	42	Auto-refresh to Active/Auto-refresh Command Period (t_{RFC})
12	Refresh Rate/Type	43	Max Cycle Time (t_{CKmax})
13	Primary DDR SDRAM Width	44	Maximum DQS-DQ Skew Time (t_{DQSO})
14	Error Checking DDR SDRAM Device Width	45	Maximum Read Data Hold Skew Factor (t_{OHS})
15	DDR SDRAM Device Attr: Min CLK Delay, Random Col Access	46	Reserved
16	DDR SDRAM Device Attributes: Burst Length Supported	47	UDIMM Height
17	DDR SDRAM Device Attributes: Number of Device Banks	48-61	Reserved
18	DDR SDRAM Device Attributes: CAS Latencies Supported	62	SPD Revision
19	DDR SDRAM Device Attributes: CS Latency	63	Checksum Data
20	DDR SDRAM Device Attributes: WE Latency	64-71	Manufacturer's JEDEC ID Code
21	DDR SDRAM Device Attributes:	72	Module Manufacturing Location
22	DDR SDRAM Device Attributes: General	73-90	Module Part number
23	Minimum Clock Cycle CL=2.5	91-92	Module Revision Code
24	Maximum Data Access Time from Clock at CL=2	93-94	Module Manufacturing Data yy= Binary coded decimal year code, 0-99(Decimal), 00-63(Hex) ww= Binary coded decimal year code, 01-52(Decimal), 01-34(Hex)
25	Minimum Clock Cycle Time at CL=1	95-98	Module Serial Number
26	Maximum Data Access Time from Clock at CL=1	99-127	Reserved

NT1GD64S8HB0GY / NT512D64S88B0GY / NT512D72S89B0GY / NT256D64SH4B0GY
NT1GD64S8HB0G / NT512D64S88B0G / NT512D72S89B0G / NT256D64SH4B0G
1GB, 512MB, 256MB and 512MB(ECC)
Unbuffered DDR DIMM



SPD Values for NT1GD64S8HB0G(Y)

Byte	PC3200 (5T)		PC2700 (6K)	
	Byte	Value	Value	Hex
0	128	80	128	80
1	256	08	256	08
2	DDR SDRAM	07	DDR SDRAM	07
3	13	0D	13	0D
4	11	0B	11	0B
5	2	02	2	02
6	x64	40	x64	40
7	x64	00	x64	00
8	SSTL 2.5V	04	SSTL 2.5V	04
9	5.0ns	50	6.0ns	60
10	0.65ns	65	0.70ns	70
11	Parity	00	Parity	00
12	SR/1x(7.8us)	82	SR/1x(7.8us)	82
13	x8	08	x8	08
14	N/A	00	N/A	00
15	1 Clock	01	1 Clock	01
16	2,4,8	0E	2,4,8	0E
17	4	04	4	04
18	2.5/3	18	2/2.5	0C
19	0	01	0	01
20	1	02	1	02
21	Diff. clock	20	Diff. clock	20
22	±0.2V Tolerance	C0	±0.2V Tolerance	C0
23	6.0ns	60	7.5ns	75
24	0.70ns	70	0.75ns	75
25	N/A	00	N/A	00
26	N/A	00	N/A	00
27	15ns	3C	18ns	48
28	10ns	28	12ns	30
29	15ns	3C	18ns	48
30	40ns	28	42ns	2A
31	1GB	80	1GB	80
32	0.60ns	60	0.75ns	75
33	0.60ns	60	0.75ns	75
34	0.40ns	40	0.45ns	45
35	0.40ns	40	0.45ns	45
36-40	Reserved	00	Reserved	00
41	55ns	37	60ns	3C
42	70ns	46	72ns	48
43	12	30	12	30
44	0.40	28	0.45	2D
45	0.50	50	0.55	55
46	N/A	00	N/A	00
47	1.0	01	1.0	01
48-61	Reserved	00	Reserved	00
62	SPD Version	10	SPD Version	10
63	Checksum	C8	Checksum	58
64-71	Nanya	7F7F7F0B 00000000	Nanya	7F7F7F0B 00000000
72	Assembly	--	Assembly	--
73-90	Module PN	--	Module PN	--
91-92	Revision	--	Revision	--
93-94	Year/Week Code	--	Year/Week Code	--
95-98	Serial Number	--	Serial Number	--
99-127	Reserved	--	Reserved	--

**NT1GD64S8HB0GY / NT512D64S88B0GY / NT512D72S89B0GY / NT256D64SH4B0GY
 NT1GD64S8HB0G / NT512D64S88B0G / NT512D72S89B0G / NT256D64SH4B0G
 1GB, 512MB, 256MB and 512MB(ECC)
 Unbuffered DDR DIMM**



SPD Values for NT512D72S89B0G(Y)

Byte	PC3200 (5T)		PC2700 (6K)	
	Byte	Value	Value	Hex
0	128	80	128	80
1	256	08	256	08
2	DDR SDRAM	07	DDR SDRAM	07
3	13	0D	13	0D
4	11	0B	11	0B
5	1	01	1	01
6	x72	48	x72	48
7	x72	00	x72	00
8	SSTL 2.5V	04	SSTL 2.5V	04
9	5.0ns	50	6.0ns	60
10	0.60ns	60	0.70ns	70
11	ECC	02	ECC	02
12	SR/1x(7.8us)	82	SR/1x(7.8us)	82
13	x8	08	x8	08
14	x8	08	x8	08
15	1 Clock	01	1 Clock	01
16	2,4,8	0E	2,4,8	0E
17	4	04	4	04
18	2.5/3	18	2/2.5	0C
19	0	01	0	01
20	1	02	1	02
21	Diff. clock	20	Diff. clock	20
22	±0.2V Tolerance	C0	±0.2V Tolerance	C0
23	6.0ns	60	7.5ns	75
24	0.70ns	70	0.70ns	70
25	N/A	00	N/A	00
26	N/A	00	N/A	00
27	15ns	3C	18ns	48
28	10ns	28	12ns	30
29	15ns	3C	18ns	48
30	40ns	28	42ns	2A
31	512MB	80	512MB	80
32	0.60ns	60	0.75ns	75
33	0.60ns	60	0.75ns	75
34	0.40ns	40	0.45ns	45
35	0.40ns	40	0.45ns	45
36-40	Reserved	00	Reserved	00
41	55ns	37	60ns	3C
42	70ns	46	72ns	48
43	12	30	12	30
44	0.40	28	0.45	2D
45	0.50	50	0.55	55
46	N/A	00	N/A	00
47	Module 31.75mm	01	Module 31.75mm	01
48-61	Reserved	00	Reserved	00
62	SPD Version	10	SPD Version	10
63	Checksum	D4	Checksum	64
64-71	Nanya	7F7F7F0B 00000000	Nanya	7F7F7F0B 00000000
72	Assembly	--	Assembly	--
73-90	Module PN	--	Module PN	--
91-92	Revision	--	Revision	--
93-94	Year/Week Code	--	Year/Week Code	--
95-98	Serial Number	--	Serial Number	--
99-127	Reserved	--	Reserved	--

**NT1GD64S8HB0GY / NT512D64S88B0GY / NT512D72S89B0GY / NT256D64SH4B0GY
 NT1GD64S8HB0G / NT512D64S88B0G / NT512D72S89B0G / NT256D64SH4B0G
 1GB, 512MB, 256MB and 512MB(ECC)
 Unbuffered DDR DIMM**



SPD Values for NT512D64S88B0G(Y)

Byte	PC2700 (5T)		PC3200 (6K)	
	Value	Hex	Byte	Value
0	128	80	128	80
1	256	08	256	08
2	DDR SDRAM	07	DDR SDRAM	07
3	13	0D	13	0D
4	11	0B	11	0B
5	1	01	1	01
6	X64	40	X64	40
7	X64	00	X64	00
8	SSTL 2.5V	04	SSTL 2.5V	04
9	5ns	50	6ns	60
10	.65ns	65	.70ns	70
11	Non-Parity	00	Non-Parity	00
12	SR/1x(7.8us)	82	SR/1x(7.8us)	82
13	X8	08	X8	08
14	N/A	00	N/A	00
15	1 Clock	01	1 Clock	01
16	2,4,8	0E	2,4,8	0E
17	4	04	4	04
18	2.5/3	18	2/2.5	0C
19	0	01	0	01
20	1	02	1	02
21	Differential Clock	20	Differential Clock	20
22	+/-0.2V Tolerance	C0	+/-0.2V Tolerance	C0
23	6.0ns	60	7.5ns	75
24	0.70ns	70	0.75ns	75
25	N/A	00	N/A	00
26	N/A	00	N/A	00
27	15ns	3C	18ns	48
28	10ns	28	12ns	30
29	15ns	3C	18ns	48
30	40ns	28	42ns	2A
31	512MB	80	512MB	80
32	0.60ns	60	0.75ns	75
33	0.60ns	60	0.75ns	75
34	0.40ns	40	0.45ns	45
35	0.40ns	40	0.45ns	45
36-40	N/A	00	N/A	00
41	55ns	37	60ns	3C
42	70ns	46	72ns	48
43	12	30	12	30
44	0.40	28	0.45	2D
45	0.50	50	0.55	55
46	N/A	00	N/A	00
47	Height 31.75mm	01	Height 31.75mm	01
48-61	N/A	00	N/A	00
62	SPD 1.0	10	SPD 1.0	10
63	Checksum	C7	Checksum	57
64-71	Nanya	7F7F7F0B 00000000	Nanya	7F7F7F0B 00000000
72	Assembly	--	Assembly	--
73-90	Module PN	--	Module PN	--
91-92	Revision	--	Revision	--
93-94	Year/Week Code	--	Year/Week Code	--
95-98	Serial Number	--	Serial Number	--
99-127	Reserved	--	Reserved	--

**NT1GD64S8HB0GY / NT512D64S88B0GY / NT512D72S89B0GY / NT256D64SH4B0GY
 NT1GD64S8HB0G / NT512D64S88B0G / NT512D72S89B0G / NT256D64SH4B0G
 1GB, 512MB, 256MB and 512MB(ECC)
 Unbuffered DDR DIMM**



SPD Values for NT256D64SH4B0G(Y)

Byte	PC2700 (5T)		PC3200 (6K)	
	Value	Hex	Byte	Value
0	128	80	128	80
1	256	08	256	08
2	DDR SDRAM	07	DDR SDRAM	07
3	13	0D	13	0D
4	10	0A	10	0A
5	1	01	1	01
6	X64	40	X64	40
7	X64	00	X64	00
8	SSTL 2.5V	04	SSTL 2.5V	04
9	5ns	50	6ns	60
10	.65ns	65	.7ns	70
11	Non-Parity	00	Non-Parity	00
12	SR/1x(7.8us)	82	SR/1x(7.8us)	82
13	X16	10	X16	10
14	N/A	00	N/A	00
15	1 Clock	01	1 Clock	01
16	2,4,8	0E	2,4,8	0E
17	4	04	4	04
18	2.5/3	18	2/2.5	0C
19	0	01	0	01
20	1	02	1	02
21	Differential Clock	20	Differential Clock	20
22	+/-0.2V Tolerance	C0	+/-0.2V Tolerance	C0
23	6.0ns	60	7.5ns	75
24	0.75ns	70	0.75ns	75
25	N/A	00	N/A	00
26	N/A	00	N/A	00
27	15ns	3C	18ns	48
28	10ns	28	12ns	30
29	15ns	3C	18ns	48
30	40ns	28	42ns	2A
31	256MB	40	256MB	40
32	0.6ns	60	0.75ns	75
33	0.6ns	60	0.75ns	75
34	0.4ns	40	0.45ns	45
35	0.4ns	40	0.45ns	45
36-40	N/A	00	N/A	00
41	55ns	37	60ns	3C
42	70ns	46	72ns	48
43	12	30	12	30
44	0.4	28	0.45	2D
45	0.5	50	0.55	55
46	N/A	00	N/A	00
47	Height 31.75mm	01	Height 31.75mm	01
48-61	N/A	00	N/A	00
62	SPD 1.0	10	SPD 1.0	10
63	Checksum	8E	Checksum	1E
64-71	Nanya	7F7F7F0B 00000000	Nanya	7F7F7F0B 00000000
72	Assembly	--	Assembly	--
73-90	Module PN	--	Module PN	--
91-92	Revision	--	Revision	--
93-94	Year/Week Code	--	Year/Week Code	--
95-98	Serial Number	--	Serial Number	--
99-127	Reserved	--	Reserved	--

**NT1GD64S8HB0GY / NT512D64S88B0GY / NT512D72S89B0GY / NT256D64SH4B0GY
 NT1GD64S8HB0G / NT512D64S88B0G / NT512D72S89B0G / NT256D64SH4B0G
 1GB, 512MB, 256MB and 512MB(ECC)
 Unbuffered DDR DIMM**



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DD}	Voltage on V_{DD} supply relative to V_{SS}	-1 to +3.6	V
V_{DDQ}	Voltage on V_{DDQ} supply relative to V_{SS}	-1 to +3.6	V
V_{IN}	Voltage on Inputs relative to V_{SS}	-1 to +3.6	V
V_{IN}, V_{OUT}	Voltage on I/O pins relative to V_{SS}	-0.5 to $V_{DDQ} + 0.5$	V
T_{OPR}	Operating Temperature (ambient)	0 to 55	°C
H_{OPR}	Operating Humidity (relative)	10 to 90	%
T_{STG}	Storage Temperature	-55 to +100	°C
H_{STG}	Storage Humidity (without condensation)	5 to 95	%
P_D	Power Dissipation (per device component)	1	W
	Barometric Pressure (operating and storage)	105 to 69	KPa
I_{OUT}	Short Circuit Output Current	50	mA

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Barometric pressure up to 9850ft.

DC Electrical Characteristics and Operating Conditions

$T_A = 0^\circ\text{C} \sim 70^\circ\text{C}$; $V_{DDQ} = V_{DD} = 2.5\text{V} \pm 0.2\text{V}(6\text{K})$; $T_A = 0^\circ\text{C} \sim 70^\circ\text{C}$; $V_{DDQ} = V_{DD} = 2.6\text{V} \pm 0.1\text{V}(5\text{T})$

Symbol	Parameter	Min	Max	Units	Notes	
V_{DD}	Supply Voltage	6K	2.3	2.7	V	1
		5T	2.5			
V_{DDQ}	I/O Supply Voltage	6K	2.3	2.7	V	1
		5T	2.5			
V_{REF}	I/O Reference Voltage	$0.49 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	V	1, 2	
V_{TT}	I/O Termination Voltage (System)	$V_{REF} - 0.04$	$V_{REF} + 0.04$	V	1, 3	
$V_{IH(DC)}$	Input High (Logic1) Voltage	$V_{REF} + 0.15$	$V_{DDQ} + 0.3$	V	1	
$V_{IL(DC)}$	Input Low (Logic0) Voltage	-0.3	$V_{REF} - 0.15$	V	1	
$V_{IN(DC)}$	Input Voltage Level, CK and $\overline{\text{CK}}$ Inputs	-0.3	$V_{DDQ} + 0.3$	V	1	
$V_{ID(DC)}$	Input Differential Voltage, CK and $\overline{\text{CK}}$ Inputs	0.36	$V_{DDQ} + 0.6$	V	1, 4	
I_I	Input Leakage Current	-2	2	μA	1	
	Any input $0\text{V} \leq V_{IN} \leq V_{DD}$; (All other pins not under test = 0V)					
I_{OZ}	Output Leakage Current (DQs are disabled; $0\text{V} \leq V_{out} \leq V_{DDQ}$)	-5	5	μA	1	
I_{OH}	Output High Current ($V_{OUT} = 1.95\text{V}$)	-16.8	-	mA	1	
I_{OL}	Output Low Current ($V_{OUT} = 0.35\text{V}$)	16.8	-	mA	1	


- Inputs are not recognized as valid until V_{REF} stabilizes.
- V_{REF} is expected to be equal to $0.5 V_{DDQ}$ of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on V_{REF} may not exceed 2% of the DC value.
- V_{TT} is not applied directly to the DIMM. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} , and must track variations in the DC level of V_{REF} .
- V_{ID} is the magnitude of the difference between the input level on CK and the input level on $\overline{\text{CK}}$.

AC Characteristics

Notes 1-5 apply to the following Tables; Electrical Characteristics and DC Operating Conditions, AC Operating Conditions, Operating, Standby, and Refresh Currents, and Electrical Characteristics and AC Timing.)

1. All voltages referenced to V_{SS} .
2. Tests for AC timing, I_{DD} , and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
3. Outputs measured with equivalent load. Refer to the AC Output Load Circuit below.
4. AC timing and I_{DD} tests may use a V_{IL} to V_{IH} swing of up to 1.5V in the test environment, but input timing is still referenced to V_{REF} (or to the crossing point for CK, \overline{CK}), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1V/ns in the range between $V_{IL(AC)}$ and $V_{IH(AC)}$ unless otherwise specified.
5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e. the receiver effectively switches as a result of the signal crossing the AC input level, and remains in that state as long as the signal does not ring back above (below) the DC input LOW (HIGH) level.

AC Output Load Circuits



AC Operating Conditions

Symbol	Parameter/Condition	Min	Max	Unit	Notes
$V_{IH(AC)}$	Input High (Logic 1) Voltage.	$V_{REF} + 0.31$		V	1, 2
$V_{IL(AC)}$	Input Low (Logic 0) Voltage.		$V_{REF} - 0.31$	V	1, 2
$V_{ID(AC)}$	Input Differential Voltage, CK and \overline{CK} Inputs	0.7	$V_{DDQ} + 0.6$	V	1, 2, 3
$V_{IX(AC)}$	Input Differential Pair Cross Point Voltage, CK and \overline{CK} Inputs	$(0.5 * V_{DDQ}) - 0.2$	$(0.5 * V_{DDQ}) + 0.2$	V	1, 2, 4

1. Input slew rate = 1V/ ns.
2. Inputs are not recognized as valid until V_{REF} stabilizes.
3. V_{ID} is the magnitude of the difference between the input level on CK and the input level on \overline{CK} .
4. The value of V_{IX} is expected to equal $0.5 * V_{DDQ}$ of the transmitting device and must track variations in the DC level of the same.

NT1GD64S8HB0GY / NT512D64S88B0GY / NT512D72S89B0GY / NT256D64SH4B0GY
NT1GD64S8HB0G / NT512D64S88B0G / NT512D72S89B0G / NT256D64SH4B0G
1GB, 512MB, 256MB and 512MB(ECC)
Unbuffered DDR DIMM



Electrical Characteristics & AC Timing – Absolute Specifications

T_A= 0°C ~ 70°C; V_{DDQ}= V_{DD}= 2.5V±0.2V(6K); V_{DDQ}= V_{DD}= 2.6V±0.1V(5T)

Symbol	Parameter	PC2700 -6K		PC3200 -5T		Unit
		Min.	Max.	Min.	Max.	
t _{AC}	DQ output access time from CK/ \overline{CK}	-0.7	+0.7	-0.7	+0.7	ns
t _{DQSCK}	DQS output access time from CK/ \overline{CK}	-0.6	+0.6	-0.6	+0.6	ns
t _{CH}	CK high-level width	0.45	0.55	0.45	0.55	t _{CK}
t _{CL}	CK low-level width	0.45	0.55	0.45	0.55	t _{CK}
t _{HP}	Minimum half clk period for any given cycle; defined by clk high (t _{CH}) or clk low (t _{CL}) time	Min(t _{CH} , t _{CL})		Min(t _{CH} , t _{CL})		t _{CK}
t _{CK}	Clock cycle time	6	12	5	7.5	ns
t _{DH}	DQ and DM input hold time	0.45		0.4		ns
t _{DS}	DQ and DM input setup time	0.45		0.4		ns
t _{IPW}	Control & Address Input pulse width (each input)	2.2		2.2		ns
t _{DIPW}	DQ and DM input pulse width (each input)	1.75		1.75		ns
t _{HZ}	DQ & DQS high-impedance time from CK/ \overline{CK}		0.70		0.70	ns
t _{LZ}	DQ & DQS low-impedance time from CK/ \overline{CK}	-0.70	0.70	-0.70	0.70	ns
t _{DQSQ}	DQS-DQ skew (DQS & associated DQ signals)		0.45		0.40	ns
t _{QH}	Data output hold time from DQS	t _{HP} - t _{QHS}		t _{HP} - t _{QHS}		ns
t _{QHS}	Data hold Skew Factor		0.55		0.5	ns
t _{DQSS}	Write command to 1st DQS latching transition	0.75	1.25	0.72	1.25	t _{CK}
t _{DQSH}	DQS input high pulse width (write cycle)	0.35		0.35		t _{CK}
t _{DQSL}	DQS input low pulse width (write cycle)	0.35		0.35		t _{CK}
t _{DSS}	DQS falling edge to CK setup time (write cycle)	0.2		0.2		t _{CK}
t _{DSH}	DQS falling edge hold time from CK (write cycle)	0.2		0.2		t _{CK}
t _{MRD}	Mode register set command cycle time	2		2		t _{CK}
t _{WPRES}	Write preamble setup time	0		0		ns
t _{WPST}	Write postamble	0.4	0.6	0.4	0.6	t _{CK}
t _{WPRES}	Write preamble	0.25		0.25		t _{CK}
t _{TIH}	Address and control input hold time (fast slew rate)	0.75		0.6		ns
t _{TIS}	Address and control input setup time (fast slew rate)	0.75		0.6		ns
t _{TIH}	Address and control input hold time (slow slew rate)	0.80		0.7		ns
t _{TIS}	Address and control input setup time (slow slew rate)	0.80		0.7		ns
t _{RPRES}	Read preamble	0.9	1.1	0.9	1.1	t _{CK}
t _{RPST}	Read postamble	0.4	0.6	0.4	0.6	t _{CK}
t _{TRAS}	Active to Pre-Charge command	42	70,000	40	70,000	ns
t _{RC}	Active to Active/Auto Refresh command period	60		55		ns
t _{RFC}	Auto Refresh to Active/Auto refresh command period	72		70		ns
t _{RCD}	Active to READ or WRITE delay	18		15		ns
t _{TRP}	Pre-Charge command period	18		15		ns
t _{TRAP}	Active to Auto Pre-Charge Delay	t _{RCD} or t _{TRAS} min		t _{RCD} or t _{TRAS} min		ns
t _{TRRD}	Active bank A to Active bank B command	12		10		ns
t _{WR}	Write recovery time	15		15		ns
t _{WTR}	Internal Write to Read command delay	1		2		t _{CK}
t _{XSNR}	Exit self refresh to a Non-read command	75		75		ns
t _{XSRD}	Exit self refresh to a Read command	200		200		t _{CK}
t _{REFI}	Average Period Refresh Interval		7.8		7.8	us

NT1GD64S8HB0GY / NT512D64S88B0GY / NT512D72S89B0GY / NT256D64SH4B0GY
NT1GD64S8HB0G / NT512D64S88B0G / NT512D72S89B0G / NT256D64SH4B0G
1GB, 512MB, 256MB and 512MB(ECC)
Unbuffered DDR DIMM



Operating, Standby, and Refresh Currents

T_A = 0 °C ~ 70 °C; V_{DDQ}= V_{DD}= 2.5V ± 0.2V (6K); V_{DDQ}= V_{DD}= 2.6V ± 0.1V (5T)

Symbol	Parameter/Condition	Notes
IDD0	Operating Current: one bank; active/precharge; t _{RC} = t _{RC(MIN)} ; t _{CK} = t _{CK(MIN)} ; DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	1,2
IDD1	Operating Current: one bank; active/read/precharge; Burst = 2; t _{RC} = t _{RC(MIN)} ; CL=2.5; t _{CK} = t _{CK(MIN)} ; I _{OUT} = 0mA; address and control inputs changing once per clock cycle	1,2
IDD2P	Precharge Power-Down Standby Current: all banks idle; power-down mode; CKE ≤ V _{IL(MAX)} ; t _{CK} = t _{CK(MIN)}	1,2
IDD2N	Idle Standby Current: CS ≥ V _{IH(MIN)} ; all banks idle; CKE ≥ V _{IH(MIN)} ; t _{CK} = t _{CK(MIN)} ; address and control inputs changing once per clock cycle	1,2
IDD3P	Active Power-Down Standby Current: one bank active; power-down mode; CKE ≤ V _{IL(MAX)} ; t _{CK} = t _{CK(MIN)}	1,2
IDD3N	Active Standby Current: one bank; active/precharge; CS ≥ V _{IH(MIN)} ; CKE ≥ V _{IH(MIN)} ; t _{RC} = t _{RAS(MAX)} ; t _{CK} = t _{CK(MIN)} ; DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	1,2
IDD4R	Operating Current: one bank; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; CL = 2.5; t _{CK} = t _{CK(MIN)} ; I _{OUT} = 0mA	1,2
IDD4W	Operating Current: one bank; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; CL=2.5; t _{CK} = t _{CK(MIN)}	1,2
IDD5	Auto-Refresh Current: t _{RC} = t _{RFC(MIN)}	1,2,3
IDD6	Self-Refresh Current: CKE ≤ 0.2V	1,2
IDD7	Operating Current: four bank; four bank interleaving with BL = 4, address and control inputs randomly changing; 50% of data changing at every transfer; t _{RC} = t _{RC(min)} ; I _{OUT} = 0mA.	1,2

1. IDD specifications are tested after the device is properly initialized.
2. Input slew rate = 1V/ ns.
3. Current at 7.8 μs is time averaged value of IDD5 at t_{RFC(MIN)} and IDD2P over 7.8 μs.
All IDD current values are calculated from device level.


Symbol	NT1GD64S8HB0G		NT512D64S88B0G		NT256D64SH4B0G		NT512D72S89B0G		Unit
	PC3200 (5T)	PC2700 (6K)	PC3200 (5T)	PC2700 (6K)	PC3200 (5T)	PC2700 (6K)	PC3200 (5T)	PC2700 (6K)	
IDD0	1651	1575	801	765	400	382	901	860	mA
IDD1	1702	1634	826	794	413	397	929	893	mA
IDD2P	60	57	28	27	14	13	32	30	mA
IDD2N	476	420	224	198	112	99	252	222	mA
IDD3P	211	195	99	92	50	46	112	103	mA
IDD3N	852	767	401	361	200	180	451	406	mA
IDD4R	2010	1705	980	830	490	415	1102	934	mA
IDD4W	2195	1910	1072	932	536	466	1206	1049	mA
IDD5	3225	3125	1587	1540	794	770	1786	1733	mA
IDD6	37	38	17	18	9	9	20	20	mA
IDD7	5863	4961	2907	2458	1453	1229	3270	2765	mA

**NT1GD64S8HB0GY / NT512D64S88B0GY / NT512D72S89B0GY / NT256D64SH4B0GY
 NT1GD64S8HB0G / NT512D64S88B0G / NT512D72S89B0G / NT256D64SH4B0G
 1GB, 512MB, 256MB and 512MB(ECC)
 Unbuffered DDR DIMM**



Package Dimensions

NT512D72S89B0G(Y), ECC, 9 TSOP devices



Note: All dimensions are typical with tolerances of +/- 0.15 (0.006) unless otherwise stated.
 Units: Millimeters (Inches)


Note: Device packaging not drawn to scale. Placed only for references

**NT1GD64S8HB0GY / NT512D64S88B0GY / NT512D72S89B0GY / NT256D64SH4B0GY
 NT1GD64S8HB0G / NT512D64S88B0G / NT512D72S89B0G / NT256D64SH4B0G
 1GB, 512MB, 256MB and 512MB(ECC)
 Unbuffered DDR DIMM**



Package Dimensions

NT512D64S88B0G(Y), Non-ECC, 8 TSOP devices



Note: All dimensions are typical with tolerances of +/- 0.15 (0.006) unless otherwise stated.
 Units: Millimeters (Inches)


Note: Device packaging not drawn to scale. Placed only for references

**NT1GD64S8HB0GY / NT512D64S88B0GY / NT512D72S89B0GY / NT256D64SH4B0GY
 NT1GD64S8HB0G / NT512D64S88B0G / NT512D72S89B0G / NT256D64SH4B0G
 1GB, 512MB, 256MB and 512MB(ECC)
 Unbuffered DDR DIMM**



Package Dimensions

NT256D64SH4B0G(Y), Non-ECC, 4 TSOP devices



Note: All dimensions are typical with tolerances of +/- 0.15 (0.006) unless otherwise stated.

Units: Millimeters (Inches)

Note: Device packaging not drawn to scale. Placed only for references

**NT1GD64S8HB0GY / NT512D64S88B0GY / NT512D72S89B0GY / NT256D64SH4B0GY
NT1GD64S8HB0G / NT512D64S88B0G / NT512D72S89B0G / NT256D64SH4B0G
1GB, 512MB, 256MB and 512MB(ECC)
Unbuffered DDR DIMM**



Revision Log

Rev	Date	Modification
0.1	Jun 11, 2004	Initial release: 1GB: NT1GD64S8HB0G – 5T/6K, NT1GD72S8PB0G – 5T/6K 512MB: NT512D64SH8B0G – 5T/6K; NT512D72S89B0G – 5T/6K 256MB: NT256D64SH4B0G – 5T/6K
1.0	Nov 10, 2004	Removed ECC 1G-5T/6K & 512M-6K Updated: IDD333, IDD400, SPD for all modules
1.1	Aug 9, 2006	Updated: Pin configuration/description (ECC), Functional Block Diagram, Absolute Max. Rating, DC operating condition, electrical characteristics & AC timing.

Nanya Technology Corporation

Hwa Ya Technology Park 669

Fu Hsing 3rd Rd., Kueishan,

Taoyuan, 333, Taiwan, R.O.C.

Tel: +886-3-328-1688

Please visit our home page for more information: www.nanya.com

Nanya reserves the right to make changes or deletions without any notice to any of its products. Nanya makes no guarantee, warranty or representation regarding the suitability of its products for any particular purpose. Nanya assumes no liability arising out of the application or use of its products. All parameters can and do vary in its application and must be validated for each customer application by the customer's technician. By purchasing Nanya products, Nanya does not convey any license under its patent rights not the rights of others. Nanya products are not designed or intended or authorized for use in systems intended for the military or surgical implants or any other applications where life is involved or where injury or death may occur or the loss/corruption of data or the loss of system reliability or mission critical applications. Should the buyer purchase or use Nanya products in such unintended or unauthorized application, the Buyer and user shall indemnify and hold Nanya and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, costs, damages, all fees and expenses directly or indirectly arising from any claim of loss, injury or death associated with unintended or unauthorized use even if such claims alleges Nanya was negligent regarding design or manufacture of the part. Nanya and the Nanya logo are trademarks of the Nanya Technology Corporation.

Printed in Taiwan

©2006